#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027369b98500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000027369bdd170_0 .net "PC", 31 0, v0000027369bd7140_0;  1 drivers
v0000027369bde7f0_0 .var "clk", 0 0;
v0000027369bdebb0_0 .net "clkout", 0 0, L_0000027369c32a40;  1 drivers
v0000027369bdde90_0 .net "cycles_consumed", 31 0, v0000027369bde6b0_0;  1 drivers
v0000027369bdecf0_0 .var "rst", 0 0;
S_0000027369b43560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000027369b98500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000027369bb2680 .param/l "RType" 0 4 2, C4<000000>;
P_0000027369bb26b8 .param/l "add" 0 4 5, C4<100000>;
P_0000027369bb26f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027369bb2728 .param/l "addu" 0 4 5, C4<100001>;
P_0000027369bb2760 .param/l "and_" 0 4 5, C4<100100>;
P_0000027369bb2798 .param/l "andi" 0 4 8, C4<001100>;
P_0000027369bb27d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027369bb2808 .param/l "bne" 0 4 10, C4<000101>;
P_0000027369bb2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027369bb2878 .param/l "j" 0 4 12, C4<000010>;
P_0000027369bb28b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027369bb28e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027369bb2920 .param/l "lw" 0 4 8, C4<100011>;
P_0000027369bb2958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027369bb2990 .param/l "or_" 0 4 5, C4<100101>;
P_0000027369bb29c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027369bb2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027369bb2a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000027369bb2a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000027369bb2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027369bb2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027369bb2b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000027369bb2b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000027369bb2b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000027369bb2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027369bb2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_0000027369c32ab0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c33450 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c329d0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c32ea0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c331b0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c328f0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c33220 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c33060 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c32a40 .functor OR 1, v0000027369bde7f0_0, v0000027369ba1820_0, C4<0>, C4<0>;
L_0000027369c32e30 .functor OR 1, L_0000027369c803b0, L_0000027369c806d0, C4<0>, C4<0>;
L_0000027369c32ff0 .functor AND 1, L_0000027369c80e50, L_0000027369c80ef0, C4<1>, C4<1>;
L_0000027369c330d0 .functor NOT 1, v0000027369bdecf0_0, C4<0>, C4<0>, C4<0>;
L_0000027369c33290 .functor OR 1, L_0000027369c7f870, L_0000027369c7faf0, C4<0>, C4<0>;
L_0000027369c32b90 .functor OR 1, L_0000027369c33290, L_0000027369c7fc30, C4<0>, C4<0>;
L_0000027369c32c00 .functor OR 1, L_0000027369c80270, L_0000027369c92c90, C4<0>, C4<0>;
L_0000027369c32ce0 .functor AND 1, L_0000027369c801d0, L_0000027369c32c00, C4<1>, C4<1>;
L_0000027369c32f10 .functor OR 1, L_0000027369c935f0, L_0000027369c92f10, C4<0>, C4<0>;
L_0000027369c333e0 .functor AND 1, L_0000027369c92290, L_0000027369c32f10, C4<1>, C4<1>;
L_0000027369c33300 .functor NOT 1, L_0000027369c32a40, C4<0>, C4<0>, C4<0>;
v0000027369bd75a0_0 .net "ALUOp", 3 0, v0000027369ba2f40_0;  1 drivers
v0000027369bd7640_0 .net "ALUResult", 31 0, v0000027369bd87c0_0;  1 drivers
v0000027369bd7820_0 .net "ALUSrc", 0 0, v0000027369ba3120_0;  1 drivers
v0000027369bda370_0 .net "ALUin2", 31 0, L_0000027369c91cf0;  1 drivers
v0000027369bda230_0 .net "MemReadEn", 0 0, v0000027369ba2360_0;  1 drivers
v0000027369bda2d0_0 .net "MemWriteEn", 0 0, v0000027369ba34e0_0;  1 drivers
v0000027369bdaa50_0 .net "MemtoReg", 0 0, v0000027369ba31c0_0;  1 drivers
v0000027369bd9010_0 .net "PC", 31 0, v0000027369bd7140_0;  alias, 1 drivers
v0000027369bda410_0 .net "PCPlus1", 31 0, L_0000027369c7f9b0;  1 drivers
v0000027369bda0f0_0 .net "PCsrc", 0 0, v0000027369bd80e0_0;  1 drivers
v0000027369bd90b0_0 .net "RegDst", 0 0, v0000027369ba1780_0;  1 drivers
v0000027369bd9ab0_0 .net "RegWriteEn", 0 0, v0000027369ba1a00_0;  1 drivers
v0000027369bda4b0_0 .net "WriteRegister", 4 0, L_0000027369c81530;  1 drivers
v0000027369bd9290_0 .net *"_ivl_0", 0 0, L_0000027369c32ab0;  1 drivers
L_0000027369c337b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027369bd96f0_0 .net/2u *"_ivl_10", 4 0, L_0000027369c337b0;  1 drivers
L_0000027369c33ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bda870_0 .net *"_ivl_101", 15 0, L_0000027369c33ba0;  1 drivers
v0000027369bd9d30_0 .net *"_ivl_102", 31 0, L_0000027369c80bd0;  1 drivers
L_0000027369c33be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bda9b0_0 .net *"_ivl_105", 25 0, L_0000027369c33be8;  1 drivers
L_0000027369c33c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bd8f70_0 .net/2u *"_ivl_106", 31 0, L_0000027369c33c30;  1 drivers
v0000027369bd9150_0 .net *"_ivl_108", 0 0, L_0000027369c80e50;  1 drivers
L_0000027369c33c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027369bd8ed0_0 .net/2u *"_ivl_110", 5 0, L_0000027369c33c78;  1 drivers
v0000027369bd91f0_0 .net *"_ivl_112", 0 0, L_0000027369c80ef0;  1 drivers
v0000027369bdaaf0_0 .net *"_ivl_115", 0 0, L_0000027369c32ff0;  1 drivers
v0000027369bd9fb0_0 .net *"_ivl_116", 47 0, L_0000027369c80c70;  1 drivers
L_0000027369c33cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bd9330_0 .net *"_ivl_119", 15 0, L_0000027369c33cc0;  1 drivers
L_0000027369c337f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027369bd9dd0_0 .net/2u *"_ivl_12", 5 0, L_0000027369c337f8;  1 drivers
v0000027369bd9790_0 .net *"_ivl_120", 47 0, L_0000027369c80db0;  1 drivers
L_0000027369c33d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bd93d0_0 .net *"_ivl_123", 15 0, L_0000027369c33d08;  1 drivers
v0000027369bd9bf0_0 .net *"_ivl_125", 0 0, L_0000027369c80770;  1 drivers
v0000027369bd9830_0 .net *"_ivl_126", 31 0, L_0000027369c80d10;  1 drivers
v0000027369bd9470_0 .net *"_ivl_128", 47 0, L_0000027369c81030;  1 drivers
v0000027369bd9f10_0 .net *"_ivl_130", 47 0, L_0000027369c80450;  1 drivers
v0000027369bd9510_0 .net *"_ivl_132", 47 0, L_0000027369c7fd70;  1 drivers
v0000027369bda7d0_0 .net *"_ivl_134", 47 0, L_0000027369c813f0;  1 drivers
v0000027369bda550_0 .net *"_ivl_14", 0 0, L_0000027369bde110;  1 drivers
v0000027369bda190_0 .net *"_ivl_140", 0 0, L_0000027369c330d0;  1 drivers
L_0000027369c33d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bd9e70_0 .net/2u *"_ivl_142", 31 0, L_0000027369c33d98;  1 drivers
L_0000027369c33e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027369bd95b0_0 .net/2u *"_ivl_146", 5 0, L_0000027369c33e70;  1 drivers
v0000027369bd9c90_0 .net *"_ivl_148", 0 0, L_0000027369c7f870;  1 drivers
L_0000027369c33eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027369bd9b50_0 .net/2u *"_ivl_150", 5 0, L_0000027369c33eb8;  1 drivers
v0000027369bda5f0_0 .net *"_ivl_152", 0 0, L_0000027369c7faf0;  1 drivers
v0000027369bd98d0_0 .net *"_ivl_155", 0 0, L_0000027369c33290;  1 drivers
L_0000027369c33f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027369bd9970_0 .net/2u *"_ivl_156", 5 0, L_0000027369c33f00;  1 drivers
v0000027369bd9650_0 .net *"_ivl_158", 0 0, L_0000027369c7fc30;  1 drivers
L_0000027369c33840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027369bda690_0 .net/2u *"_ivl_16", 4 0, L_0000027369c33840;  1 drivers
v0000027369bd9a10_0 .net *"_ivl_161", 0 0, L_0000027369c32b90;  1 drivers
L_0000027369c33f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdad70_0 .net/2u *"_ivl_162", 15 0, L_0000027369c33f48;  1 drivers
v0000027369bda050_0 .net *"_ivl_164", 31 0, L_0000027369c7fe10;  1 drivers
v0000027369bda730_0 .net *"_ivl_167", 0 0, L_0000027369c7fcd0;  1 drivers
v0000027369bda910_0 .net *"_ivl_168", 15 0, L_0000027369c7ff50;  1 drivers
v0000027369bdab90_0 .net *"_ivl_170", 31 0, L_0000027369c80090;  1 drivers
v0000027369bdac30_0 .net *"_ivl_174", 31 0, L_0000027369c80130;  1 drivers
L_0000027369c33f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdacd0_0 .net *"_ivl_177", 25 0, L_0000027369c33f90;  1 drivers
L_0000027369c33fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdbfc0_0 .net/2u *"_ivl_178", 31 0, L_0000027369c33fd8;  1 drivers
v0000027369bdbac0_0 .net *"_ivl_180", 0 0, L_0000027369c801d0;  1 drivers
L_0000027369c34020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdc4c0_0 .net/2u *"_ivl_182", 5 0, L_0000027369c34020;  1 drivers
v0000027369bdc560_0 .net *"_ivl_184", 0 0, L_0000027369c80270;  1 drivers
L_0000027369c34068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027369bdc2e0_0 .net/2u *"_ivl_186", 5 0, L_0000027369c34068;  1 drivers
v0000027369bdb0c0_0 .net *"_ivl_188", 0 0, L_0000027369c92c90;  1 drivers
v0000027369bdc920_0 .net *"_ivl_19", 4 0, L_0000027369bddf30;  1 drivers
v0000027369bdc600_0 .net *"_ivl_191", 0 0, L_0000027369c32c00;  1 drivers
v0000027369bdc420_0 .net *"_ivl_193", 0 0, L_0000027369c32ce0;  1 drivers
L_0000027369c340b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027369bdc240_0 .net/2u *"_ivl_194", 5 0, L_0000027369c340b0;  1 drivers
v0000027369bdbc00_0 .net *"_ivl_196", 0 0, L_0000027369c91c50;  1 drivers
L_0000027369c340f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027369bdbde0_0 .net/2u *"_ivl_198", 31 0, L_0000027369c340f8;  1 drivers
L_0000027369c33768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdc380_0 .net/2u *"_ivl_2", 5 0, L_0000027369c33768;  1 drivers
v0000027369bdbb60_0 .net *"_ivl_20", 4 0, L_0000027369bdd0d0;  1 drivers
v0000027369bdc060_0 .net *"_ivl_200", 31 0, L_0000027369c926f0;  1 drivers
v0000027369bdb340_0 .net *"_ivl_204", 31 0, L_0000027369c92510;  1 drivers
L_0000027369c34140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdb8e0_0 .net *"_ivl_207", 25 0, L_0000027369c34140;  1 drivers
L_0000027369c34188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdc880_0 .net/2u *"_ivl_208", 31 0, L_0000027369c34188;  1 drivers
v0000027369bdbca0_0 .net *"_ivl_210", 0 0, L_0000027369c92290;  1 drivers
L_0000027369c341d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdbf20_0 .net/2u *"_ivl_212", 5 0, L_0000027369c341d0;  1 drivers
v0000027369bdb200_0 .net *"_ivl_214", 0 0, L_0000027369c935f0;  1 drivers
L_0000027369c34218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027369bdaf80_0 .net/2u *"_ivl_216", 5 0, L_0000027369c34218;  1 drivers
v0000027369bdc6a0_0 .net *"_ivl_218", 0 0, L_0000027369c92f10;  1 drivers
v0000027369bdbd40_0 .net *"_ivl_221", 0 0, L_0000027369c32f10;  1 drivers
v0000027369bdc740_0 .net *"_ivl_223", 0 0, L_0000027369c333e0;  1 drivers
L_0000027369c34260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027369bdb2a0_0 .net/2u *"_ivl_224", 5 0, L_0000027369c34260;  1 drivers
v0000027369bdc7e0_0 .net *"_ivl_226", 0 0, L_0000027369c925b0;  1 drivers
v0000027369bdc100_0 .net *"_ivl_228", 31 0, L_0000027369c92a10;  1 drivers
v0000027369bdb160_0 .net *"_ivl_24", 0 0, L_0000027369c329d0;  1 drivers
L_0000027369c33888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027369bdb840_0 .net/2u *"_ivl_26", 4 0, L_0000027369c33888;  1 drivers
v0000027369bdbe80_0 .net *"_ivl_29", 4 0, L_0000027369bde1b0;  1 drivers
v0000027369bdb980_0 .net *"_ivl_32", 0 0, L_0000027369c32ea0;  1 drivers
L_0000027369c338d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027369bdb480_0 .net/2u *"_ivl_34", 4 0, L_0000027369c338d0;  1 drivers
v0000027369bdc1a0_0 .net *"_ivl_37", 4 0, L_0000027369bde430;  1 drivers
v0000027369bdc9c0_0 .net *"_ivl_40", 0 0, L_0000027369c331b0;  1 drivers
L_0000027369c33918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdca60_0 .net/2u *"_ivl_42", 15 0, L_0000027369c33918;  1 drivers
v0000027369bdcb00_0 .net *"_ivl_45", 15 0, L_0000027369c812b0;  1 drivers
v0000027369bdcba0_0 .net *"_ivl_48", 0 0, L_0000027369c328f0;  1 drivers
v0000027369bdb3e0_0 .net *"_ivl_5", 5 0, L_0000027369bded90;  1 drivers
L_0000027369c33960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdcc40_0 .net/2u *"_ivl_50", 36 0, L_0000027369c33960;  1 drivers
L_0000027369c339a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdcce0_0 .net/2u *"_ivl_52", 31 0, L_0000027369c339a8;  1 drivers
v0000027369bdcd80_0 .net *"_ivl_55", 4 0, L_0000027369c81350;  1 drivers
v0000027369bdb5c0_0 .net *"_ivl_56", 36 0, L_0000027369c7f910;  1 drivers
v0000027369bdaee0_0 .net *"_ivl_58", 36 0, L_0000027369c81490;  1 drivers
v0000027369bdb020_0 .net *"_ivl_62", 0 0, L_0000027369c33220;  1 drivers
L_0000027369c339f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdba20_0 .net/2u *"_ivl_64", 5 0, L_0000027369c339f0;  1 drivers
v0000027369bdb520_0 .net *"_ivl_67", 5 0, L_0000027369c81210;  1 drivers
v0000027369bdb660_0 .net *"_ivl_70", 0 0, L_0000027369c33060;  1 drivers
L_0000027369c33a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdb700_0 .net/2u *"_ivl_72", 57 0, L_0000027369c33a38;  1 drivers
L_0000027369c33a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bdb7a0_0 .net/2u *"_ivl_74", 31 0, L_0000027369c33a80;  1 drivers
v0000027369bdd530_0 .net *"_ivl_77", 25 0, L_0000027369c80a90;  1 drivers
v0000027369bdd210_0 .net *"_ivl_78", 57 0, L_0000027369c80b30;  1 drivers
v0000027369bdd990_0 .net *"_ivl_8", 0 0, L_0000027369c33450;  1 drivers
v0000027369bde4d0_0 .net *"_ivl_80", 57 0, L_0000027369c80f90;  1 drivers
L_0000027369c33ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027369bdd2b0_0 .net/2u *"_ivl_84", 31 0, L_0000027369c33ac8;  1 drivers
L_0000027369c33b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027369bdd710_0 .net/2u *"_ivl_88", 5 0, L_0000027369c33b10;  1 drivers
v0000027369bde890_0 .net *"_ivl_90", 0 0, L_0000027369c803b0;  1 drivers
L_0000027369c33b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027369bddad0_0 .net/2u *"_ivl_92", 5 0, L_0000027369c33b58;  1 drivers
v0000027369bdec50_0 .net *"_ivl_94", 0 0, L_0000027369c806d0;  1 drivers
v0000027369bde9d0_0 .net *"_ivl_97", 0 0, L_0000027369c32e30;  1 drivers
v0000027369bde070_0 .net *"_ivl_98", 47 0, L_0000027369c7feb0;  1 drivers
v0000027369bdd350_0 .net "adderResult", 31 0, L_0000027369c7fa50;  1 drivers
v0000027369bdcef0_0 .net "address", 31 0, L_0000027369c80310;  1 drivers
v0000027369bdcf90_0 .net "clk", 0 0, L_0000027369c32a40;  alias, 1 drivers
v0000027369bde6b0_0 .var "cycles_consumed", 31 0;
v0000027369bddd50_0 .net "extImm", 31 0, L_0000027369c804f0;  1 drivers
v0000027369bde570_0 .net "funct", 5 0, L_0000027369c809f0;  1 drivers
v0000027369bde610_0 .net "hlt", 0 0, v0000027369ba1820_0;  1 drivers
v0000027369bdd3f0_0 .net "imm", 15 0, L_0000027369c7f7d0;  1 drivers
v0000027369bdea70_0 .net "immediate", 31 0, L_0000027369c92470;  1 drivers
v0000027369bdd7b0_0 .net "input_clk", 0 0, v0000027369bde7f0_0;  1 drivers
v0000027369bddc10_0 .net "instruction", 31 0, L_0000027369c80950;  1 drivers
v0000027369bde2f0_0 .net "memoryReadData", 31 0, v0000027369bd8220_0;  1 drivers
v0000027369bdeb10_0 .net "nextPC", 31 0, L_0000027369c810d0;  1 drivers
v0000027369bde250_0 .net "opcode", 5 0, L_0000027369bdda30;  1 drivers
v0000027369bde750_0 .net "rd", 4 0, L_0000027369bddfd0;  1 drivers
v0000027369bde930_0 .net "readData1", 31 0, L_0000027369c32b20;  1 drivers
v0000027369bddcb0_0 .net "readData1_w", 31 0, L_0000027369c92650;  1 drivers
v0000027369bdd850_0 .net "readData2", 31 0, L_0000027369c33140;  1 drivers
v0000027369bdd490_0 .net "rs", 4 0, L_0000027369bde390;  1 drivers
v0000027369bddb70_0 .net "rst", 0 0, v0000027369bdecf0_0;  1 drivers
v0000027369bdddf0_0 .net "rt", 4 0, L_0000027369c80590;  1 drivers
v0000027369bdd5d0_0 .net "shamt", 31 0, L_0000027369c80630;  1 drivers
v0000027369bdd670_0 .net "wire_instruction", 31 0, L_0000027369c32f80;  1 drivers
v0000027369bdd8f0_0 .net "writeData", 31 0, L_0000027369c91ed0;  1 drivers
v0000027369bdd030_0 .net "zero", 0 0, L_0000027369c92970;  1 drivers
L_0000027369bded90 .part L_0000027369c80950, 26, 6;
L_0000027369bdda30 .functor MUXZ 6, L_0000027369bded90, L_0000027369c33768, L_0000027369c32ab0, C4<>;
L_0000027369bde110 .cmp/eq 6, L_0000027369bdda30, L_0000027369c337f8;
L_0000027369bddf30 .part L_0000027369c80950, 11, 5;
L_0000027369bdd0d0 .functor MUXZ 5, L_0000027369bddf30, L_0000027369c33840, L_0000027369bde110, C4<>;
L_0000027369bddfd0 .functor MUXZ 5, L_0000027369bdd0d0, L_0000027369c337b0, L_0000027369c33450, C4<>;
L_0000027369bde1b0 .part L_0000027369c80950, 21, 5;
L_0000027369bde390 .functor MUXZ 5, L_0000027369bde1b0, L_0000027369c33888, L_0000027369c329d0, C4<>;
L_0000027369bde430 .part L_0000027369c80950, 16, 5;
L_0000027369c80590 .functor MUXZ 5, L_0000027369bde430, L_0000027369c338d0, L_0000027369c32ea0, C4<>;
L_0000027369c812b0 .part L_0000027369c80950, 0, 16;
L_0000027369c7f7d0 .functor MUXZ 16, L_0000027369c812b0, L_0000027369c33918, L_0000027369c331b0, C4<>;
L_0000027369c81350 .part L_0000027369c80950, 6, 5;
L_0000027369c7f910 .concat [ 5 32 0 0], L_0000027369c81350, L_0000027369c339a8;
L_0000027369c81490 .functor MUXZ 37, L_0000027369c7f910, L_0000027369c33960, L_0000027369c328f0, C4<>;
L_0000027369c80630 .part L_0000027369c81490, 0, 32;
L_0000027369c81210 .part L_0000027369c80950, 0, 6;
L_0000027369c809f0 .functor MUXZ 6, L_0000027369c81210, L_0000027369c339f0, L_0000027369c33220, C4<>;
L_0000027369c80a90 .part L_0000027369c80950, 0, 26;
L_0000027369c80b30 .concat [ 26 32 0 0], L_0000027369c80a90, L_0000027369c33a80;
L_0000027369c80f90 .functor MUXZ 58, L_0000027369c80b30, L_0000027369c33a38, L_0000027369c33060, C4<>;
L_0000027369c80310 .part L_0000027369c80f90, 0, 32;
L_0000027369c7f9b0 .arith/sum 32, v0000027369bd7140_0, L_0000027369c33ac8;
L_0000027369c803b0 .cmp/eq 6, L_0000027369bdda30, L_0000027369c33b10;
L_0000027369c806d0 .cmp/eq 6, L_0000027369bdda30, L_0000027369c33b58;
L_0000027369c7feb0 .concat [ 32 16 0 0], L_0000027369c80310, L_0000027369c33ba0;
L_0000027369c80bd0 .concat [ 6 26 0 0], L_0000027369bdda30, L_0000027369c33be8;
L_0000027369c80e50 .cmp/eq 32, L_0000027369c80bd0, L_0000027369c33c30;
L_0000027369c80ef0 .cmp/eq 6, L_0000027369c809f0, L_0000027369c33c78;
L_0000027369c80c70 .concat [ 32 16 0 0], L_0000027369c32b20, L_0000027369c33cc0;
L_0000027369c80db0 .concat [ 32 16 0 0], v0000027369bd7140_0, L_0000027369c33d08;
L_0000027369c80770 .part L_0000027369c7f7d0, 15, 1;
LS_0000027369c80d10_0_0 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_4 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_8 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_12 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_16 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_20 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_24 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_0_28 .concat [ 1 1 1 1], L_0000027369c80770, L_0000027369c80770, L_0000027369c80770, L_0000027369c80770;
LS_0000027369c80d10_1_0 .concat [ 4 4 4 4], LS_0000027369c80d10_0_0, LS_0000027369c80d10_0_4, LS_0000027369c80d10_0_8, LS_0000027369c80d10_0_12;
LS_0000027369c80d10_1_4 .concat [ 4 4 4 4], LS_0000027369c80d10_0_16, LS_0000027369c80d10_0_20, LS_0000027369c80d10_0_24, LS_0000027369c80d10_0_28;
L_0000027369c80d10 .concat [ 16 16 0 0], LS_0000027369c80d10_1_0, LS_0000027369c80d10_1_4;
L_0000027369c81030 .concat [ 16 32 0 0], L_0000027369c7f7d0, L_0000027369c80d10;
L_0000027369c80450 .arith/sum 48, L_0000027369c80db0, L_0000027369c81030;
L_0000027369c7fd70 .functor MUXZ 48, L_0000027369c80450, L_0000027369c80c70, L_0000027369c32ff0, C4<>;
L_0000027369c813f0 .functor MUXZ 48, L_0000027369c7fd70, L_0000027369c7feb0, L_0000027369c32e30, C4<>;
L_0000027369c7fa50 .part L_0000027369c813f0, 0, 32;
L_0000027369c810d0 .functor MUXZ 32, L_0000027369c7f9b0, L_0000027369c7fa50, v0000027369bd80e0_0, C4<>;
L_0000027369c80950 .functor MUXZ 32, L_0000027369c32f80, L_0000027369c33d98, L_0000027369c330d0, C4<>;
L_0000027369c7f870 .cmp/eq 6, L_0000027369bdda30, L_0000027369c33e70;
L_0000027369c7faf0 .cmp/eq 6, L_0000027369bdda30, L_0000027369c33eb8;
L_0000027369c7fc30 .cmp/eq 6, L_0000027369bdda30, L_0000027369c33f00;
L_0000027369c7fe10 .concat [ 16 16 0 0], L_0000027369c7f7d0, L_0000027369c33f48;
L_0000027369c7fcd0 .part L_0000027369c7f7d0, 15, 1;
LS_0000027369c7ff50_0_0 .concat [ 1 1 1 1], L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0;
LS_0000027369c7ff50_0_4 .concat [ 1 1 1 1], L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0;
LS_0000027369c7ff50_0_8 .concat [ 1 1 1 1], L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0;
LS_0000027369c7ff50_0_12 .concat [ 1 1 1 1], L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0, L_0000027369c7fcd0;
L_0000027369c7ff50 .concat [ 4 4 4 4], LS_0000027369c7ff50_0_0, LS_0000027369c7ff50_0_4, LS_0000027369c7ff50_0_8, LS_0000027369c7ff50_0_12;
L_0000027369c80090 .concat [ 16 16 0 0], L_0000027369c7f7d0, L_0000027369c7ff50;
L_0000027369c804f0 .functor MUXZ 32, L_0000027369c80090, L_0000027369c7fe10, L_0000027369c32b90, C4<>;
L_0000027369c80130 .concat [ 6 26 0 0], L_0000027369bdda30, L_0000027369c33f90;
L_0000027369c801d0 .cmp/eq 32, L_0000027369c80130, L_0000027369c33fd8;
L_0000027369c80270 .cmp/eq 6, L_0000027369c809f0, L_0000027369c34020;
L_0000027369c92c90 .cmp/eq 6, L_0000027369c809f0, L_0000027369c34068;
L_0000027369c91c50 .cmp/eq 6, L_0000027369bdda30, L_0000027369c340b0;
L_0000027369c926f0 .functor MUXZ 32, L_0000027369c804f0, L_0000027369c340f8, L_0000027369c91c50, C4<>;
L_0000027369c92470 .functor MUXZ 32, L_0000027369c926f0, L_0000027369c80630, L_0000027369c32ce0, C4<>;
L_0000027369c92510 .concat [ 6 26 0 0], L_0000027369bdda30, L_0000027369c34140;
L_0000027369c92290 .cmp/eq 32, L_0000027369c92510, L_0000027369c34188;
L_0000027369c935f0 .cmp/eq 6, L_0000027369c809f0, L_0000027369c341d0;
L_0000027369c92f10 .cmp/eq 6, L_0000027369c809f0, L_0000027369c34218;
L_0000027369c925b0 .cmp/eq 6, L_0000027369bdda30, L_0000027369c34260;
L_0000027369c92a10 .functor MUXZ 32, L_0000027369c32b20, v0000027369bd7140_0, L_0000027369c925b0, C4<>;
L_0000027369c92650 .functor MUXZ 32, L_0000027369c92a10, L_0000027369c33140, L_0000027369c333e0, C4<>;
S_0000027369b436f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027369baec70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027369c32c70 .functor NOT 1, v0000027369ba3120_0, C4<0>, C4<0>, C4<0>;
v0000027369ba22c0_0 .net *"_ivl_0", 0 0, L_0000027369c32c70;  1 drivers
v0000027369ba2d60_0 .net "in1", 31 0, L_0000027369c33140;  alias, 1 drivers
v0000027369ba2e00_0 .net "in2", 31 0, L_0000027369c92470;  alias, 1 drivers
v0000027369ba2680_0 .net "out", 31 0, L_0000027369c91cf0;  alias, 1 drivers
v0000027369ba2040_0 .net "s", 0 0, v0000027369ba3120_0;  alias, 1 drivers
L_0000027369c91cf0 .functor MUXZ 32, L_0000027369c92470, L_0000027369c33140, L_0000027369c32c70, C4<>;
S_0000027369bf69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027369c30090 .param/l "RType" 0 4 2, C4<000000>;
P_0000027369c300c8 .param/l "add" 0 4 5, C4<100000>;
P_0000027369c30100 .param/l "addi" 0 4 8, C4<001000>;
P_0000027369c30138 .param/l "addu" 0 4 5, C4<100001>;
P_0000027369c30170 .param/l "and_" 0 4 5, C4<100100>;
P_0000027369c301a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027369c301e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027369c30218 .param/l "bne" 0 4 10, C4<000101>;
P_0000027369c30250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027369c30288 .param/l "j" 0 4 12, C4<000010>;
P_0000027369c302c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027369c302f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027369c30330 .param/l "lw" 0 4 8, C4<100011>;
P_0000027369c30368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027369c303a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000027369c303d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027369c30410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027369c30448 .param/l "sll" 0 4 6, C4<000000>;
P_0000027369c30480 .param/l "slt" 0 4 5, C4<101010>;
P_0000027369c304b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027369c304f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027369c30528 .param/l "sub" 0 4 5, C4<100010>;
P_0000027369c30560 .param/l "subu" 0 4 5, C4<100011>;
P_0000027369c30598 .param/l "sw" 0 4 8, C4<101011>;
P_0000027369c305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027369c30608 .param/l "xori" 0 4 8, C4<001110>;
v0000027369ba2f40_0 .var "ALUOp", 3 0;
v0000027369ba3120_0 .var "ALUSrc", 0 0;
v0000027369ba2360_0 .var "MemReadEn", 0 0;
v0000027369ba34e0_0 .var "MemWriteEn", 0 0;
v0000027369ba31c0_0 .var "MemtoReg", 0 0;
v0000027369ba1780_0 .var "RegDst", 0 0;
v0000027369ba1a00_0 .var "RegWriteEn", 0 0;
v0000027369ba1640_0 .net "funct", 5 0, L_0000027369c809f0;  alias, 1 drivers
v0000027369ba1820_0 .var "hlt", 0 0;
v0000027369ba18c0_0 .net "opcode", 5 0, L_0000027369bdda30;  alias, 1 drivers
v0000027369ba27c0_0 .net "rst", 0 0, v0000027369bdecf0_0;  alias, 1 drivers
E_0000027369baf270 .event anyedge, v0000027369ba27c0_0, v0000027369ba18c0_0, v0000027369ba1640_0;
S_0000027369bd6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027369baecb0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027369c32f80 .functor BUFZ 32, L_0000027369c7fb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027369ba1960_0 .net "Data_Out", 31 0, L_0000027369c32f80;  alias, 1 drivers
v0000027369ba1aa0 .array "InstMem", 0 1023, 31 0;
v0000027369ba1b40_0 .net *"_ivl_0", 31 0, L_0000027369c7fb90;  1 drivers
v0000027369ba2a40_0 .net *"_ivl_3", 9 0, L_0000027369c80810;  1 drivers
v0000027369ba2ae0_0 .net *"_ivl_4", 11 0, L_0000027369c808b0;  1 drivers
L_0000027369c33d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027369ba1be0_0 .net *"_ivl_7", 1 0, L_0000027369c33d50;  1 drivers
v0000027369ba24a0_0 .net "addr", 31 0, v0000027369bd7140_0;  alias, 1 drivers
v0000027369ba2860_0 .var/i "i", 31 0;
L_0000027369c7fb90 .array/port v0000027369ba1aa0, L_0000027369c808b0;
L_0000027369c80810 .part v0000027369bd7140_0, 0, 10;
L_0000027369c808b0 .concat [ 10 2 0 0], L_0000027369c80810, L_0000027369c33d50;
S_0000027369bf6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000027369c32b20 .functor BUFZ 32, L_0000027369c81170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027369c33140 .functor BUFZ 32, L_0000027369c815d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027369ba2900_0 .net *"_ivl_0", 31 0, L_0000027369c81170;  1 drivers
v0000027369ba2180_0 .net *"_ivl_10", 6 0, L_0000027369c81670;  1 drivers
L_0000027369c33e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027369b85050_0 .net *"_ivl_13", 1 0, L_0000027369c33e28;  1 drivers
v0000027369b850f0_0 .net *"_ivl_2", 6 0, L_0000027369c7fff0;  1 drivers
L_0000027369c33de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027369bd8ae0_0 .net *"_ivl_5", 1 0, L_0000027369c33de0;  1 drivers
v0000027369bd8cc0_0 .net *"_ivl_8", 31 0, L_0000027369c815d0;  1 drivers
v0000027369bd7aa0_0 .net "clk", 0 0, L_0000027369c32a40;  alias, 1 drivers
v0000027369bd84a0_0 .var/i "i", 31 0;
v0000027369bd8540_0 .net "readData1", 31 0, L_0000027369c32b20;  alias, 1 drivers
v0000027369bd8360_0 .net "readData2", 31 0, L_0000027369c33140;  alias, 1 drivers
v0000027369bd8900_0 .net "readRegister1", 4 0, L_0000027369bde390;  alias, 1 drivers
v0000027369bd85e0_0 .net "readRegister2", 4 0, L_0000027369c80590;  alias, 1 drivers
v0000027369bd7f00 .array "registers", 31 0, 31 0;
v0000027369bd7320_0 .net "rst", 0 0, v0000027369bdecf0_0;  alias, 1 drivers
v0000027369bd7be0_0 .net "we", 0 0, v0000027369ba1a00_0;  alias, 1 drivers
v0000027369bd7dc0_0 .net "writeData", 31 0, L_0000027369c91ed0;  alias, 1 drivers
v0000027369bd8400_0 .net "writeRegister", 4 0, L_0000027369c81530;  alias, 1 drivers
E_0000027369baf530/0 .event negedge, v0000027369ba27c0_0;
E_0000027369baf530/1 .event posedge, v0000027369bd7aa0_0;
E_0000027369baf530 .event/or E_0000027369baf530/0, E_0000027369baf530/1;
L_0000027369c81170 .array/port v0000027369bd7f00, L_0000027369c7fff0;
L_0000027369c7fff0 .concat [ 5 2 0 0], L_0000027369bde390, L_0000027369c33de0;
L_0000027369c815d0 .array/port v0000027369bd7f00, L_0000027369c81670;
L_0000027369c81670 .concat [ 5 2 0 0], L_0000027369c80590, L_0000027369c33e28;
S_0000027369b41390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000027369bf6b50;
 .timescale 0 0;
v0000027369ba1fa0_0 .var/i "i", 31 0;
S_0000027369b41520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027369baf070 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027369c32960 .functor NOT 1, v0000027369ba1780_0, C4<0>, C4<0>, C4<0>;
v0000027369bd7b40_0 .net *"_ivl_0", 0 0, L_0000027369c32960;  1 drivers
v0000027369bd8680_0 .net "in1", 4 0, L_0000027369c80590;  alias, 1 drivers
v0000027369bd7d20_0 .net "in2", 4 0, L_0000027369bddfd0;  alias, 1 drivers
v0000027369bd71e0_0 .net "out", 4 0, L_0000027369c81530;  alias, 1 drivers
v0000027369bd8720_0 .net "s", 0 0, v0000027369ba1780_0;  alias, 1 drivers
L_0000027369c81530 .functor MUXZ 5, L_0000027369bddfd0, L_0000027369c80590, L_0000027369c32960, C4<>;
S_0000027369b2b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027369baf170 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027369c32d50 .functor NOT 1, v0000027369ba31c0_0, C4<0>, C4<0>, C4<0>;
v0000027369bd89a0_0 .net *"_ivl_0", 0 0, L_0000027369c32d50;  1 drivers
v0000027369bd78c0_0 .net "in1", 31 0, v0000027369bd87c0_0;  alias, 1 drivers
v0000027369bd7960_0 .net "in2", 31 0, v0000027369bd8220_0;  alias, 1 drivers
v0000027369bd76e0_0 .net "out", 31 0, L_0000027369c91ed0;  alias, 1 drivers
v0000027369bd7780_0 .net "s", 0 0, v0000027369ba31c0_0;  alias, 1 drivers
L_0000027369c91ed0 .functor MUXZ 32, v0000027369bd8220_0, v0000027369bd87c0_0, L_0000027369c32d50, C4<>;
S_0000027369b2b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027369b6e950 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027369b6e988 .param/l "AND" 0 9 12, C4<0010>;
P_0000027369b6e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027369b6e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_0000027369b6ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027369b6ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027369b6eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027369b6ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027369b6eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027369b6eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027369b6eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027369b6ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027369c342a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027369bd8a40_0 .net/2u *"_ivl_0", 31 0, L_0000027369c342a8;  1 drivers
v0000027369bd7e60_0 .net "opSel", 3 0, v0000027369ba2f40_0;  alias, 1 drivers
v0000027369bd73c0_0 .net "operand1", 31 0, L_0000027369c92650;  alias, 1 drivers
v0000027369bd7fa0_0 .net "operand2", 31 0, L_0000027369c91cf0;  alias, 1 drivers
v0000027369bd87c0_0 .var "result", 31 0;
v0000027369bd8040_0 .net "zero", 0 0, L_0000027369c92970;  alias, 1 drivers
E_0000027369baf130 .event anyedge, v0000027369ba2f40_0, v0000027369bd73c0_0, v0000027369ba2680_0;
L_0000027369c92970 .cmp/eq 32, v0000027369bd87c0_0, L_0000027369c342a8;
S_0000027369b6ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000027369c31660 .param/l "RType" 0 4 2, C4<000000>;
P_0000027369c31698 .param/l "add" 0 4 5, C4<100000>;
P_0000027369c316d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027369c31708 .param/l "addu" 0 4 5, C4<100001>;
P_0000027369c31740 .param/l "and_" 0 4 5, C4<100100>;
P_0000027369c31778 .param/l "andi" 0 4 8, C4<001100>;
P_0000027369c317b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027369c317e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027369c31820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027369c31858 .param/l "j" 0 4 12, C4<000010>;
P_0000027369c31890 .param/l "jal" 0 4 12, C4<000011>;
P_0000027369c318c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027369c31900 .param/l "lw" 0 4 8, C4<100011>;
P_0000027369c31938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027369c31970 .param/l "or_" 0 4 5, C4<100101>;
P_0000027369c319a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027369c319e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027369c31a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000027369c31a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000027369c31a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000027369c31ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027369c31af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000027369c31b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000027369c31b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000027369c31ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027369c31bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000027369bd80e0_0 .var "PCsrc", 0 0;
v0000027369bd8860_0 .net "funct", 5 0, L_0000027369c809f0;  alias, 1 drivers
v0000027369bd7460_0 .net "opcode", 5 0, L_0000027369bdda30;  alias, 1 drivers
v0000027369bd7a00_0 .net "operand1", 31 0, L_0000027369c32b20;  alias, 1 drivers
v0000027369bd8b80_0 .net "operand2", 31 0, L_0000027369c91cf0;  alias, 1 drivers
v0000027369bd8c20_0 .net "rst", 0 0, v0000027369bdecf0_0;  alias, 1 drivers
E_0000027369baf0b0/0 .event anyedge, v0000027369ba27c0_0, v0000027369ba18c0_0, v0000027369bd8540_0, v0000027369ba2680_0;
E_0000027369baf0b0/1 .event anyedge, v0000027369ba1640_0;
E_0000027369baf0b0 .event/or E_0000027369baf0b0/0, E_0000027369baf0b0/1;
S_0000027369c31c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027369bd7c80 .array "DataMem", 0 1023, 31 0;
v0000027369bd8d60_0 .net "address", 31 0, v0000027369bd87c0_0;  alias, 1 drivers
v0000027369bd6ec0_0 .net "clock", 0 0, L_0000027369c33300;  1 drivers
v0000027369bd6f60_0 .net "data", 31 0, L_0000027369c33140;  alias, 1 drivers
v0000027369bd8180_0 .var/i "i", 31 0;
v0000027369bd8220_0 .var "q", 31 0;
v0000027369bd7500_0 .net "rden", 0 0, v0000027369ba2360_0;  alias, 1 drivers
v0000027369bd7000_0 .net "wren", 0 0, v0000027369ba34e0_0;  alias, 1 drivers
E_0000027369baf430 .event posedge, v0000027369bd6ec0_0;
S_0000027369c31db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000027369b43560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027369bae6f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027369bd70a0_0 .net "PCin", 31 0, L_0000027369c810d0;  alias, 1 drivers
v0000027369bd7140_0 .var "PCout", 31 0;
v0000027369bd82c0_0 .net "clk", 0 0, L_0000027369c32a40;  alias, 1 drivers
v0000027369bd7280_0 .net "rst", 0 0, v0000027369bdecf0_0;  alias, 1 drivers
    .scope S_0000027369b6ec00;
T_0 ;
    %wait E_0000027369baf0b0;
    %load/vec4 v0000027369bd8c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027369bd80e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027369bd7460_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000027369bd7a00_0;
    %load/vec4 v0000027369bd8b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000027369bd7460_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000027369bd7a00_0;
    %load/vec4 v0000027369bd8b80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000027369bd7460_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000027369bd7460_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000027369bd7460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000027369bd8860_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000027369bd80e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027369c31db0;
T_1 ;
    %wait E_0000027369baf530;
    %load/vec4 v0000027369bd7280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027369bd7140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027369bd70a0_0;
    %assign/vec4 v0000027369bd7140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027369bd6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027369ba2860_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027369ba2860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027369ba2860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %load/vec4 v0000027369ba2860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027369ba2860_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369ba1aa0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027369bf69c0;
T_3 ;
    %wait E_0000027369baf270;
    %load/vec4 v0000027369ba27c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027369ba1820_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027369ba34e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027369ba31c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027369ba2360_0, 0;
    %assign/vec4 v0000027369ba1780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027369ba1820_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027369ba2f40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027369ba3120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027369ba1a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027369ba34e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027369ba31c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027369ba2360_0, 0, 1;
    %store/vec4 v0000027369ba1780_0, 0, 1;
    %load/vec4 v0000027369ba18c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1820_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %load/vec4 v0000027369ba1640_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027369ba1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba1a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba31c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba34e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027369ba3120_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027369ba2f40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027369bf6b50;
T_4 ;
    %wait E_0000027369baf530;
    %fork t_1, S_0000027369b41390;
    %jmp t_0;
    .scope S_0000027369b41390;
t_1 ;
    %load/vec4 v0000027369bd7320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027369ba1fa0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027369ba1fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027369ba1fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7f00, 0, 4;
    %load/vec4 v0000027369ba1fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027369ba1fa0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027369bd7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027369bd7dc0_0;
    %load/vec4 v0000027369bd8400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7f00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027369bf6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027369bf6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027369bd84a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027369bd84a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027369bd84a0_0;
    %ix/getv/s 4, v0000027369bd84a0_0;
    %load/vec4a v0000027369bd7f00, 4;
    %ix/getv/s 4, v0000027369bd84a0_0;
    %load/vec4a v0000027369bd7f00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027369bd84a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027369bd84a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027369b2b2b0;
T_6 ;
    %wait E_0000027369baf130;
    %load/vec4 v0000027369bd7e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %add;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %sub;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %and;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %or;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %xor;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %or;
    %inv;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027369bd73c0_0;
    %load/vec4 v0000027369bd7fa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027369bd7fa0_0;
    %load/vec4 v0000027369bd73c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027369bd73c0_0;
    %ix/getv 4, v0000027369bd7fa0_0;
    %shiftl 4;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027369bd73c0_0;
    %ix/getv 4, v0000027369bd7fa0_0;
    %shiftr 4;
    %assign/vec4 v0000027369bd87c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027369c31c20;
T_7 ;
    %wait E_0000027369baf430;
    %load/vec4 v0000027369bd7500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027369bd8d60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027369bd7c80, 4;
    %assign/vec4 v0000027369bd8220_0, 0;
T_7.0 ;
    %load/vec4 v0000027369bd7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027369bd6f60_0;
    %ix/getv 3, v0000027369bd8d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7c80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027369c31c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027369bd8180_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027369bd8180_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027369bd8180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7c80, 0, 4;
    %load/vec4 v0000027369bd8180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027369bd8180_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027369bd7c80, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000027369c31c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027369bd8180_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027369bd8180_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027369bd8180_0;
    %load/vec4a v0000027369bd7c80, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000027369bd8180_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027369bd8180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027369bd8180_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027369b43560;
T_10 ;
    %wait E_0000027369baf530;
    %load/vec4 v0000027369bddb70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027369bde6b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027369bde6b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027369bde6b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027369b98500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027369bde7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027369bdecf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027369b98500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027369bde7f0_0;
    %inv;
    %assign/vec4 v0000027369bde7f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027369b98500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027369bdecf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027369bdecf0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000027369bdde90_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
