

================================================================
== Vitis HLS Report for 'mSP_findLRBounds'
================================================================
* Date:           Sat Aug  3 00:46:38 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.997 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findLRBounds_LRdiscovery  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      535|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|      103|    -|
|Register             |        -|     -|      517|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      549|      735|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |trapezoid_edges_V_U  |mSP_findLRBounds_trapezoid_edges_V  |        0|  32|  33|    0|     5|   26|     1|          130|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                    |        0|  32|  33|    0|     5|   26|     1|          130|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1722_fu_145_p2     |         +|   0|  0|  39|          32|           1|
    |ret_fu_164_p2            |         +|   0|  0|  40|          33|          33|
    |ret_13_fu_191_p2         |         -|   0|  0|  40|          33|          33|
    |sub_ln180_8_fu_196_p2    |         -|   0|  0|  40|           1|          33|
    |sub_ln180_fu_169_p2      |         -|   0|  0|  40|           1|          33|
    |icmp_ln1722_fu_151_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1727_fu_224_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1733_fu_246_p2    |      icmp|   0|  0|  29|          64|          64|
    |adjustedZR_fu_210_p3     |    select|   0|  0|  33|           1|          33|
    |lbVal_2_fu_238_p3        |    select|   0|  0|  63|           1|          64|
    |lbVal_3_fu_183_p3        |    select|   0|  0|  33|           1|          33|
    |rbVal_2_fu_260_p3        |    select|   0|  0|  63|           1|          64|
    |select_ln1727_fu_230_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1733_fu_252_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 535|         267|         553|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |  14|          3|    1|          3|
    |ap_phi_mux_j_phi_fu_80_p4         |   9|          2|   32|         64|
    |j_reg_76                          |   9|          2|   32|         64|
    |lbVal_reg_124                     |   9|          2|   64|        128|
    |left_bound_write_assign_reg_88    |   9|          2|   32|         64|
    |rbVal_reg_112                     |   9|          2|   64|        128|
    |right_bound_write_assign_reg_100  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 103|         22|  259|        522|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1722_reg_296                |  32|   0|   32|          0|
    |adjustedZR_reg_320                |  33|   0|   33|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |icmp_ln1722_reg_301               |   1|   0|    1|          0|
    |j_reg_76                          |  32|   0|   32|          0|
    |lbVal_3_reg_315                   |  33|   0|   33|          0|
    |lbVal_reg_124                     |  64|   0|   64|          0|
    |left_bound_write_assign_reg_88    |  32|   0|   32|          0|
    |lhs_reg_310                       |  32|   0|   32|          0|
    |rbVal_reg_112                     |  64|   0|   64|          0|
    |rhs_reg_290                       |  26|   0|   33|          7|
    |right_bound_write_assign_reg_100  |  32|   0|   32|          0|
    |icmp_ln1722_reg_301               |  64|  32|    1|          0|
    |j_reg_76                          |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 517|  64|  429|          7|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_return_0        |  out|   32|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_return_1        |  out|   32|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|i                  |   in|    3|     ap_none|                 i|        scalar|
|row_list_address0  |  out|    8|   ap_memory|          row_list|         array|
|row_list_ce0       |  out|    1|   ap_memory|          row_list|         array|
|row_list_q0        |   in|   32|   ap_memory|          row_list|         array|
|row_list_size      |   in|   32|     ap_none|     row_list_size|        scalar|
+-------------------+-----+-----+------------+------------------+--------------+

