git clone --depth 1 --no-tags https://github.com/mercury-5/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615756500
git clone --depth 1 --no-tags https://github.com/Byter64/Hans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614075248
git clone --depth 1 --no-tags https://github.com/garyhuangatgithub/caravel_user_project-mpw-8c-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615924024
git clone --depth 1 --no-tags https://github.com/rogerksho/acousticlevitator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615431680
git clone --depth 1 --no-tags https://github.com/Jacob-Chappell/mersenne-twister-prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616633950
git clone --depth 1 --no-tags https://github.com/EE2026-Project-AY22-23-S2/MAD-2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617371733
git clone --depth 1 --no-tags https://github.com/Twinkzzzzz/cpu-design-and-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612075266
git clone --depth 1 --no-tags https://github.com/QUICKLY0000/FPGA-Engineering-Interview-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618443817
git clone --depth 1 --no-tags https://github.com/Shanmukh-C/Karatsuba-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616541215
git clone --depth 1 --no-tags https://github.com/ennzudev/RISC-V-Single-Cycle-Equipo-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616723905
git clone --depth 1 --no-tags https://github.com/yayaelbasha/Single-Cycle-RISC-V-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612210027
git clone --depth 1 --no-tags https://github.com/misomochi/ECE594BB-Neuromorphic-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617213340
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/FPGABoard_edgeSpartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614405866
git clone --depth 1 --no-tags https://github.com/vnay01/NeuralNetworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615617234
git clone --depth 1 --no-tags https://github.com/rithiksachdeva/EEC180-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614999245
git clone --depth 1 --no-tags https://github.com/amsacks/OV7670-Video-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616657598
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design-HW3_LZ77-Encoder-and-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617001597
git clone --depth 1 --no-tags https://github.com/brahad316/Y86-64bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613717647
git clone --depth 1 --no-tags https://github.com/iandes0uza/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614033328
git clone --depth 1 --no-tags https://github.com/talidab/Hiding-Secrets-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612127249
git clone --depth 1 --no-tags https://github.com/Yash-Ganji/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614035087
git clone --depth 1 --no-tags https://github.com/Systems-ShiftLab/NearPMHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617495909
git clone --depth 1 --no-tags https://github.com/aretrosen/Implementation-of-AES-SBOX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617186046
git clone --depth 1 --no-tags https://github.com/amirHosseinEz/MIPS-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615264553
git clone --depth 1 --no-tags https://github.com/HUSTerCH/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617286008
git clone --depth 1 --no-tags https://github.com/putoze/VLSI_DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613713200
git clone --depth 1 --no-tags https://github.com/redders7/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618477065
git clone --depth 1 --no-tags https://github.com/DavidBordeianu/Hiding-Secrets_Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612124313
git clone --depth 1 --no-tags https://github.com/DOUDIU/Chaotic-Carrier-Wave-System-Based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612463448
git clone --depth 1 --no-tags https://github.com/mj3622/DIgitalClock_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615708645
git clone --depth 1 --no-tags https://github.com/Wissance/QuickRS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616615922
git clone --depth 1 --no-tags https://github.com/yungtaisun/Digital-Systems-Testing-Testable-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612024375
git clone --depth 1 --no-tags https://github.com/santosh2407/Implementation-and-Analysis-of-Sine-Wave-Generator-using-Cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615952122
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/FPGA_Basic_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615133886
git clone --depth 1 --no-tags https://github.com/asreed666/VGAFriday-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617872137
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/vlsi_open_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616713517
git clone --depth 1 --no-tags https://github.com/gdnmhr/contractgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617914914
git clone --depth 1 --no-tags https://github.com/indu-77/100dayofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615435312
git clone --depth 1 --no-tags https://github.com/x123y123/CCU-DIC-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617283895
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design-HW4_Edge-Based-Line-Average-interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617003333
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/FPGA_Stop_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614711406
git clone --depth 1 --no-tags https://github.com/OldTomCrazyCode/uart_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613178102
git clone --depth 1 --no-tags https://github.com/shereenIbdah/ADVANCED-DIGITAL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619165466
git clone --depth 1 --no-tags https://github.com/chestnut-Q/SimRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619176636
git clone --depth 1 --no-tags https://github.com/WenbinTeng/t4000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618742409
git clone --depth 1 --no-tags https://github.com/desword/axi4_full_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615258915
git clone --depth 1 --no-tags https://github.com/sohnryang/csed273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614395775
git clone --depth 1 --no-tags https://github.com/M7mdOdeh1/ENCS2340-Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615397157
git clone --depth 1 --no-tags https://github.com/Convergent-Capstone-Design-team1/Capstone_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616450956
git clone --depth 1 --no-tags https://github.com/patokav/verilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618465498
git clone --depth 1 --no-tags https://github.com/yashwant4756/CarParkingSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619189967
git clone --depth 1 --no-tags https://github.com/ttffer/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618486237
git clone --depth 1 --no-tags https://github.com/Shaka-wang/hzw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616848232
git clone --depth 1 --no-tags https://github.com/mipalgu/zybo_pl_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616800333
git clone --depth 1 --no-tags https://github.com/NourMamdouh/SEQUENCE_DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615029476
git clone --depth 1 --no-tags https://github.com/Anupriya-Dey/n-way-set-assosciative-cache-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617319549
git clone --depth 1 --no-tags https://github.com/Shiwani725/up_down_counter_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616852012
git clone --depth 1 --no-tags https://github.com/kirushnamurthy/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617546652
git clone --depth 1 --no-tags https://github.com/Bodhi14/VLSI-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617868183
git clone --depth 1 --no-tags https://github.com/castoria/upw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616653430
git clone --depth 1 --no-tags https://github.com/Satish-Kumar-L/Energy-Efficient-Filter-Bank-Design-for-Hearing-Aid-Application.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616929534
git clone --depth 1 --no-tags https://github.com/M-Aizaz/AES-128-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618805241
git clone --depth 1 --no-tags https://github.com/NELEwb/Breathing_lights4ArtyA7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616054298
git clone --depth 1 --no-tags https://github.com/srinivasf1/Silicon_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615895115
git clone --depth 1 --no-tags https://github.com/Lucifer-Menon/-AC620-DS18B20-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615133113
git clone --depth 1 --no-tags https://github.com/angelruizp/Digital_ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615699158
git clone --depth 1 --no-tags https://github.com/Stone749990226/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615658903
git clone --depth 1 --no-tags https://github.com/bpeng216/custom-6502-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615604503
git clone --depth 1 --no-tags https://github.com/tejashwar27/hdl_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615635195
git clone --depth 1 --no-tags https://github.com/cuikaixiang/axi_stream_insert_header_ckx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614154191
git clone --depth 1 --no-tags https://github.com/harshmhta/CPU-Pipeline-Forwarding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614245232
git clone --depth 1 --no-tags https://github.com/InternetUnexplorer/abc9-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614107204
git clone --depth 1 --no-tags https://github.com/yasarkerem/Eggtimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614047440
git clone --depth 1 --no-tags https://github.com/asreed666/VGAFriday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612130036
git clone --depth 1 --no-tags https://github.com/OptimalKnight/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612928169
git clone --depth 1 --no-tags https://github.com/ChiaN-Yang/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612093333
git clone --depth 1 --no-tags https://github.com/kongyinkongyinkongyin/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612119579
git clone --depth 1 --no-tags https://github.com/twed4692/FPGA_line-follower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612936887
git clone --depth 1 --no-tags https://github.com/NSabharwal-27/EECS4612_Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616119075
git clone --depth 1 --no-tags https://github.com/ausar47/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616473261
git clone --depth 1 --no-tags https://github.com/djmcarthur/cs552-sp23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616243144
git clone --depth 1 --no-tags https://github.com/mireavmis/ssi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615990998
git clone --depth 1 --no-tags https://github.com/TUAT-Denno/mips2riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616378188
git clone --depth 1 --no-tags https://github.com/namu00/verilog_uart_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618291049
git clone --depth 1 --no-tags https://github.com/Jackray94/Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614625628
git clone --depth 1 --no-tags https://github.com/ShaolunWang/MicroprocessorVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613849769
git clone --depth 1 --no-tags https://github.com/leonghuenweng/MouseAudioDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614659724
git clone --depth 1 --no-tags https://github.com/AarnavNagariya/64-bit-x86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618335240
git clone --depth 1 --no-tags https://github.com/Risto97/verilator_cmake_issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618818410
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/OneBitAdderHalf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617015022
git clone --depth 1 --no-tags https://github.com/hsieh672/Pipeline-FIR-Filter-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616319878
git clone --depth 1 --no-tags https://github.com/andrei-lazarov/FPGA-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617188228
git clone --depth 1 --no-tags https://github.com/ShadowBOB12345/nes_mappers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612110846
git clone --depth 1 --no-tags https://github.com/msuadOf/arm-m0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612943072
git clone --depth 1 --no-tags https://github.com/ViktoriaEmets/Std_rep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613721199
git clone --depth 1 --no-tags https://github.com/sbasu3/miniature-bassoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614457423
git clone --depth 1 --no-tags https://github.com/belongtothenight/FPGAA_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615679736
git clone --depth 1 --no-tags https://github.com/MauricioGGCatellan/MonteCarlo-Hawkes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615775727
git clone --depth 1 --no-tags https://github.com/KarthikL1729/4-bit-CLA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612129245
git clone --depth 1 --no-tags https://github.com/homaung/linear-search-circuit-for-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613134285
git clone --depth 1 --no-tags https://github.com/LakshmiNeha-03/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612519062
git clone --depth 1 --no-tags https://github.com/MrShaTr/deneme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613503914
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/pipelined-vector-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612835689
git clone --depth 1 --no-tags https://github.com/vpspepe/SD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618530332
git clone --depth 1 --no-tags https://github.com/yrc40/ico_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617260428
git clone --depth 1 --no-tags https://github.com/yannickreiss/TT3_dot_op.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618477832
git clone --depth 1 --no-tags https://github.com/ChaminduS/64bitBoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618690138
git clone --depth 1 --no-tags https://github.com/Mehmet-Emre-Topdal/Comp-Org-Proj-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618518269
git clone --depth 1 --no-tags https://github.com/Pizmuh/fpga_random_stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618439848
git clone --depth 1 --no-tags https://github.com/GavinKnudsen/HackUSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618971675
git clone --depth 1 --no-tags https://github.com/Sumith001/Spi_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612199229
git clone --depth 1 --no-tags https://github.com/apurvparsodia/A-Low-Power-Radix-4-Booth-Multiplier-With-Pre-Encoded-Mechanism.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613382422
git clone --depth 1 --no-tags https://github.com/bdmyakan/FPGA-Implementation-of-Simple-Quality-of-Service-QoS-based-Queuing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613090877
git clone --depth 1 --no-tags https://github.com/calculusfkyou/logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613718071
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/HDLbits_Output_Zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613862131
git clone --depth 1 --no-tags https://github.com/ked-source/MIPS-Processor-Forwarding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613918084
git clone --depth 1 --no-tags https://github.com/kudu-G/Alu-with-flags.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613129958
git clone --depth 1 --no-tags https://github.com/Vineethjaisal/Questa-Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613005578
git clone --depth 1 --no-tags https://github.com/singleApo/BUAA_CO_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615115335
git clone --depth 1 --no-tags https://github.com/nguynnhoang/Bound-Flasher-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612651632
git clone --depth 1 --no-tags https://github.com/dongvanduy/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612319873
git clone --depth 1 --no-tags https://github.com/youwei0505/M_2016_LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617441933
git clone --depth 1 --no-tags https://github.com/Chuliu12345/verilog_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617302909
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618069949
git clone --depth 1 --no-tags https://github.com/ArianaStanescu/OC-booth-clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618128826
git clone --depth 1 --no-tags https://github.com/FlynnHHH/DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618409403
git clone --depth 1 --no-tags https://github.com/heyeger/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613159327
git clone --depth 1 --no-tags https://github.com/Rebabit/Digital-Logic-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616802314
git clone --depth 1 --no-tags https://github.com/Willy0921/NYCU_2022_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616436916
git clone --depth 1 --no-tags https://github.com/anmol109/RISC-V-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616587950
git clone --depth 1 --no-tags https://github.com/pfe-rs/zk-s-2023-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616662657
git clone --depth 1 --no-tags https://github.com/2wodms/8x8mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616774399
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/MIPS_single_cycle_design_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615642102
git clone --depth 1 --no-tags https://github.com/miloszAlejster/EmbeddedSystemsDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615869641
git clone --depth 1 --no-tags https://github.com/MGalaxy1984/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617684388
git clone --depth 1 --no-tags https://github.com/kaiqueso/Slot-Machine-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617551384
git clone --depth 1 --no-tags https://github.com/IsPabin/Pabin_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617356221
git clone --depth 1 --no-tags https://github.com/diferential/sc-rv-tt03-block4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618892525
git clone --depth 1 --no-tags https://github.com/NikoScher/B31DE-Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615736381
git clone --depth 1 --no-tags https://github.com/retar-kamuy/systemc-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616056373
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/RAM-and-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612619186
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/SPI-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613254121
git clone --depth 1 --no-tags https://github.com/EE2026-AY2023/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613206205
git clone --depth 1 --no-tags https://github.com/LakshmiNeha-03/gcd-computation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612891188
git clone --depth 1 --no-tags https://github.com/Herren-Hsing/Fundamentals-of-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614691717
git clone --depth 1 --no-tags https://github.com/SuryaTeja770/Wireless-data-transfer-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614699857
git clone --depth 1 --no-tags https://github.com/bgatusch/firstASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615342043
git clone --depth 1 --no-tags https://github.com/awmiller/efab_carv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616734569
git clone --depth 1 --no-tags https://github.com/fishop0304/institute_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616737499
git clone --depth 1 --no-tags https://github.com/Tori0802/VLSI_222_Group9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616545792
git clone --depth 1 --no-tags https://github.com/iTunSpF/NetlistExtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616417041
git clone --depth 1 --no-tags https://github.com/JunhaoGoo/self_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616792830
git clone --depth 1 --no-tags https://github.com/algofoogle/solo-squash-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616175021
git clone --depth 1 --no-tags https://github.com/cooper103/SerialDataFPGAGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614488490
git clone --depth 1 --no-tags https://github.com/travislgrice/Quartus_Prime_Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614546919
git clone --depth 1 --no-tags https://github.com/Johann-Schmid/flySimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613438558
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-PacketRoutingInterconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613591210
git clone --depth 1 --no-tags https://github.com/Karthikeya1409/smart-parking-system-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615700095
git clone --depth 1 --no-tags https://github.com/Stan-future/top_to_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617428324
git clone --depth 1 --no-tags https://github.com/namu00/most_used_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617433461
git clone --depth 1 --no-tags https://github.com/AndresOrionte/Arqui2022-TP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618220996
git clone --depth 1 --no-tags https://github.com/VietTran8611/quartus-Automobile-Tail-Light-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618664696
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/Floating-Point-IEEE-754-Multiplixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618910033
git clone --depth 1 --no-tags https://github.com/AkshatShah72/Digital-Electronics-and-CO-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618892905
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/Hough-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618885228
git clone --depth 1 --no-tags https://github.com/CTL0303/haps_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619147779
git clone --depth 1 --no-tags https://github.com/Sourav158/Multimode-Clock---EC311-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617609934
git clone --depth 1 --no-tags https://github.com/xunthi2710/Traffic-Light-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617610831
git clone --depth 1 --no-tags https://github.com/h1dk/AXI_STREAM_INSERT_HEADE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619163474
git clone --depth 1 --no-tags https://github.com/omgronny/verilog-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619285505
git clone --depth 1 --no-tags https://github.com/singhDnaveen45/ROUTER_3X1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619247798
git clone --depth 1 --no-tags https://github.com/Birger99/freq_to_dig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618417837
git clone --depth 1 --no-tags https://github.com/PrinceOfPuppers/icestick-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612489090
git clone --depth 1 --no-tags https://github.com/Ting011/5_stages_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614230570
git clone --depth 1 --no-tags https://github.com/Kihyun11/MARS-ROVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612989518
git clone --depth 1 --no-tags https://github.com/Btremaine/Baysys3_Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614144653
git clone --depth 1 --no-tags https://github.com/alexanderjhughes/FPGA-Board-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614466466
git clone --depth 1 --no-tags https://github.com/nikhil-vasi/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616107124
git clone --depth 1 --no-tags https://github.com/alpha-karthik/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614352286
git clone --depth 1 --no-tags https://github.com/q1317540161/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614286848
git clone --depth 1 --no-tags https://github.com/bixuligelo/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614449737
git clone --depth 1 --no-tags https://github.com/ScriptNewbie/procesor_studia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613779073
git clone --depth 1 --no-tags https://github.com/0marAmr/Digital_Blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613937985
git clone --depth 1 --no-tags https://github.com/Pharmakilo/Verilog_Cyborg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614068664
git clone --depth 1 --no-tags https://github.com/MujahidBilalOrakzai/Adder_piplining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614879255
git clone --depth 1 --no-tags https://github.com/Karthikeya1409/washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615822674
