Design Rule Check Report
------------------------

Report File    : C:\Users\Owner\Documents\APC\BackEnd\ETH_ADC_Test (PCB - Design Rule Check Report).txt
Report Written : Friday, February 20, 2015
Design Path    : C:\Users\Owner\Documents\APC\BackEnd\ETH_ADC_Test.pcb
Design Title   : 
Created        : 2/3/2015 5:21:35 AM
Last Saved     : 2/20/2015 8:47:55 PM
Editing Time   : 1552 min
Units          : mil (precision 0)


Results
=======

Single pin net ETH_A15 on U1.44 at 10134,11793

Number of errors found : 1


Settings
========


Spacings

=========

Tracks         No
Pads and Vias  No
Shapes         No
Text           No
Board          No
Drills         No
Components     No


Manufacturing

==============

Drill Breakout                   No
Drill Backoff                    No
Silkscreen Overlap               No
Copper Text In Board             No
Min Track Width                  No
Min Annular Ring                 No
Min Paste Size                   No
Vias In Pads                     No
Unplated Vias                    No
Unplated Pads With Inner Tracks  No


Nets

=====

Net Completion                Yes
Dangling Tracks               No
Net Track Length Differences  No



End Of Report.
