Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5cb541e0e848ab9a1daf14bb260154 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_axi4stream_wconverter_behav xil_defaultlib.tb_axi4stream_wconverter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'S_WDATA' [G:/_0_MY_RTL_/axi4stream_wconverter/tb_axi4stream_wconverter.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'S_WSTRB' [G:/_0_MY_RTL_/axi4stream_wconverter/tb_axi4stream_wconverter.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'M_WDATA' [G:/_0_MY_RTL_/axi4stream_wconverter/tb_axi4stream_wconverter.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'M_WSTRB' [G:/_0_MY_RTL_/axi4stream_wconverter/tb_axi4stream_wconverter.v:43]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 16 for port 's_axis_tkeep' [G:/_0_MY_RTL_/axi4stream_wconverter/wconverter.v:77]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/_0_MY_RTL_/axi4stream_wconverter/axis_dwidth_converter_0.v" Line 53. Module axis_dwidth_converter_0(S_WIDTH=128,M_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/_0_MY_RTL_/axi4stream_wconverter/axis_dwidth_converter_0.v" Line 53. Module axis_dwidth_converter_0(S_WIDTH=128,M_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_infrastructure_v1_1_0_util_...
Compiling module xil_defaultlib.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.axis_infrastructure_v1_1_0_util_...
Compiling module xil_defaultlib.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.axis_dwidth_converter_v1_1_21_ax...
Compiling module xil_defaultlib.axis_infrastructure_v1_1_0_util_...
Compiling module xil_defaultlib.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.axis_infrastructure_v1_1_0_util_...
Compiling module xil_defaultlib.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.axis_dwidth_converter_v1_1_21_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0(S_WIDTH=...
Compiling module xil_defaultlib.wconverter(OUT_WIDTH=8)
Compiling module xil_defaultlib.tb_axi4stream_wconverter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi4stream_wconverter_behav
