// Seed: 154325913
module module_0 ();
  always @(posedge 1 < id_1 or posedge 1'b0) repeat (1) id_1 = id_1 | 1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always force id_1 = id_2;
  module_0 modCall_1 ();
endmodule
