************************ PARAMETERS *************************
**ARGS**
/afs/unity.ncsu.edu/users/j/jasteve4/Documents/work/ECE721/Project1/code/INT_lendian/gcc/721sim
-P
-o
-Z1000000000
-z100000000
job
--------Benchmark Control.--------------
FROM -> TO = 1,000,000,000 -> 1,100,000,000
--------Oracle Controls.----------------
PERFECT_BRANCH_PRED = 1
PERFECT_FETCH = 0
ORACLE_DISAMBIG = 1
PERFECT_ICACHE = 0
PERFECT_DCACHE = 0
--------Core.---------------------------
FETCH_QUEUE_SIZE = 32
NUM_CHECKPOINTS = 32
ACTIVE_LIST_SIZE = 128
ISSUE_QUEUE_SIZE = 32
LQ_SIZE = 32
SQ_SIZE = 32
FETCH_WIDTH = 4
DISPATCH_WIDTH = 4
ISSUE_WIDTH = 8
RETIRE_WIDTH = 4
IC_INTERLEAVED = 1
--------L1 Data Cache.------------------
*** D$: 64KB, 4-way set-associative, 64B line size
	L1_DC_SETS             = 256
	L1_DC_ASSOC            = 4
	L1_DC_LINE_SIZE        = 6
	L1_DC_HIT_LATENCY      = 1
	L1_DC_MISS_LATENCY     = 10
	L1_DC_NUM_MHSRs        = 512
	L1_DC_MISS_SRV_PORTS   = 1
	L1_DC_MISS_SRV_LATENCY = 1
--------L1 Instruction Cache.-----------
*** I$: 128KB, 4-way set-associative, 128B line size
	L1_IC_SETS             = 256
	L1_IC_ASSOC            = 4
	L1_IC_LINE_SIZE        = 7
	L1_IC_HIT_LATENCY      = 1
	L1_IC_MISS_LATENCY     = 10
	L1_IC_NUM_MHSRs        = 32
	L1_IC_MISS_SRV_PORTS   = 1
	L1_IC_MISS_SRV_LATENCY = 1
----------------------------------------
starting *fast* functional simulation
GRADING_PLATEAU_1000 (60%)
GRADING_PLATEAU_10000 (70%)
GRADING_PLATEAU_100000 (80%)
Thread 0: (cycle = 400000) num_insn = 10024152	IPC = 2.39
Thread 0: (cycle = 800000) num_insn = 22043096	IPC = 2.63
Thread 0: (cycle = c00000) num_insn = 33291706	IPC = 2.65
Thread 0: (cycle = 1000000) num_insn = 42333460	IPC = 2.52
Thread 0: (cycle = 1400000) num_insn = 50924140	IPC = 2.43
Thread 0: (cycle = 1800000) num_insn = 62613283	IPC = 2.49
Thread 0: (cycle = 1c00000) num_insn = 74174656	IPC = 2.53
Thread 0: (cycle = 2000000) num_insn = 85555860	IPC = 2.55
Thread 0: (cycle = 2400000) num_insn = 96942123	IPC = 2.57
sim: simulation time: 4m 36s (362802.231884 insts/sec)
sim: number of instructions: 100133416
sim: number of cycles: 38869945
sim: IPC: 2.58
sim: number of split instructions: 165184
sim: eff-IPC: 2.57
----------------------------------------------------------
	BTB_SIZE   = 4096
	BTB_MASK   = fff (4095)
	TABLE_SIZE = 65536
	INDEX_MASK = ffff (65535)
	HIST_MASK  = fffc (65532)
	HIST_BIT   = 8000 (32768)
	PC_MASK    = 3fff (16383)
----------------------------------------------------------
bpred: ALL CTI
bpred:     0 / 0 = -nan
bpred: 
bpred: CONDITIONAL
bpred:     0 / 0 = -nan
bpred: 
bpred: RAS flushes = 0
bpred: 
bpred: conf_corr    = 0 (-nan)
bpred: conf_ncorr   = 0 (-nan)
bpred: nconf_corr   = 0 (-nan)
bpred: nconf_ncorr  = 0 (-nan)
----------------------------------------------------------
----memory system results----
LOADS (retired)
  loads            = 28519616
  disambig. stall  = 683453 (2.40%)
  forward          = 4262400 (14.95%)
  miss stall       = 1523977 (5.34%)
STORES (retired)
  stores           = 18659706
  miss stall       = 0 (0.00%)
----memory system results----
