// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln295_fu_561_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln295_reg_1557;
reg   [0:0] icmp_ln295_reg_1557_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [0:0] p_ZL7threshs_0_q0;
wire   [4:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [1:0] p_ZL7threshs_1_q0;
wire   [4:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [1:0] p_ZL7threshs_2_q0;
wire   [4:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [0:0] p_ZL7threshs_3_q0;
wire   [4:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [2:0] p_ZL7threshs_4_q0;
wire   [4:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [2:0] p_ZL7threshs_5_q0;
wire   [4:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [2:0] p_ZL7threshs_6_q0;
wire   [4:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [1:0] p_ZL7threshs_7_q0;
wire   [4:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [0:0] p_ZL7threshs_8_q0;
wire   [4:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [0:0] p_ZL7threshs_9_q0;
wire   [4:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [3:0] p_ZL7threshs_10_q0;
wire   [4:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [3:0] p_ZL7threshs_11_q0;
wire   [4:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [3:0] p_ZL7threshs_12_q0;
wire   [4:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [3:0] p_ZL7threshs_13_q0;
wire   [4:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [3:0] p_ZL7threshs_14_q0;
wire   [4:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [2:0] p_ZL7threshs_15_q0;
wire   [4:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [2:0] p_ZL7threshs_16_q0;
wire   [4:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [2:0] p_ZL7threshs_17_q0;
wire   [4:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [1:0] p_ZL7threshs_18_q0;
wire   [4:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [0:0] p_ZL7threshs_19_q0;
wire   [4:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [4:0] p_ZL7threshs_20_q0;
wire   [4:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [4:0] p_ZL7threshs_21_q0;
wire   [4:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [4:0] p_ZL7threshs_22_q0;
wire   [4:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [4:0] p_ZL7threshs_23_q0;
wire   [4:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [4:0] p_ZL7threshs_24_q0;
wire   [4:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [4:0] p_ZL7threshs_25_q0;
wire   [4:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [4:0] p_ZL7threshs_26_q0;
wire   [4:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [4:0] p_ZL7threshs_27_q0;
wire   [4:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [4:0] p_ZL7threshs_28_q0;
wire   [4:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [4:0] p_ZL7threshs_29_q0;
wire   [4:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [4:0] p_ZL7threshs_30_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
wire   [0:0] icmp_ln295_reg_1557_pp0_iter0_reg;
reg   [0:0] icmp_ln295_reg_1557_pp0_iter1_reg;
reg   [0:0] icmp_ln295_reg_1557_pp0_iter2_reg;
wire   [5:0] tmp_fu_573_p1;
reg   [5:0] tmp_reg_1561;
reg   [5:0] tmp_reg_1561_pp0_iter1_reg;
wire   [1:0] add_ln886_1_fu_1276_p2;
reg   [1:0] add_ln886_1_reg_1751;
wire   [1:0] add_ln886_2_fu_1282_p2;
reg   [1:0] add_ln886_2_reg_1756;
wire   [1:0] add_ln886_3_fu_1288_p2;
reg   [1:0] add_ln886_3_reg_1761;
wire   [2:0] add_ln886_8_fu_1314_p2;
reg   [2:0] add_ln886_8_reg_1766;
wire   [2:0] add_ln886_11_fu_1340_p2;
reg   [2:0] add_ln886_11_reg_1771;
wire   [2:0] add_ln886_16_fu_1366_p2;
reg   [2:0] add_ln886_16_reg_1776;
wire   [2:0] add_ln886_19_fu_1392_p2;
reg   [2:0] add_ln886_19_reg_1781;
wire   [2:0] add_ln886_23_fu_1418_p2;
reg   [2:0] add_ln886_23_reg_1786;
wire   [2:0] add_ln886_26_fu_1444_p2;
reg   [2:0] add_ln886_26_reg_1791;
wire   [3:0] add_ln886_13_fu_1487_p2;
reg   [3:0] add_ln886_13_reg_1796;
wire   [3:0] add_ln886_20_fu_1499_p2;
reg   [3:0] add_ln886_20_reg_1801;
wire   [3:0] add_ln886_27_fu_1511_p2;
reg   [3:0] add_ln886_27_reg_1806;
wire   [63:0] idxprom2_i_fu_585_p1;
reg   [31:0] nf_1_fu_124;
wire   [31:0] nf_2_fu_632_p3;
wire    ap_loop_init;
reg   [25:0] i_fu_128;
wire   [25:0] i_2_fu_567_p2;
reg   [25:0] ap_sig_allocacmp_i_1;
wire   [31:0] nf_fu_620_p2;
wire   [0:0] icmp_ln307_fu_626_p2;
wire   [5:0] zext_ln1085_fu_645_p1;
wire   [0:0] icmp_ln1085_fu_649_p2;
wire   [0:0] result_V_1_fu_654_p2;
wire   [5:0] zext_ln1085_1_fu_664_p1;
wire   [0:0] icmp_ln1085_1_fu_668_p2;
wire   [0:0] xor_ln1085_fu_673_p2;
wire   [5:0] zext_ln1085_2_fu_683_p1;
wire   [0:0] icmp_ln1085_2_fu_687_p2;
wire   [0:0] xor_ln1085_1_fu_692_p2;
wire   [5:0] select_ln1085_fu_702_p3;
wire   [0:0] icmp_ln1085_3_fu_710_p2;
wire   [0:0] xor_ln1085_2_fu_715_p2;
wire   [5:0] zext_ln1085_3_fu_725_p1;
wire   [0:0] icmp_ln1085_4_fu_729_p2;
wire   [0:0] xor_ln1085_3_fu_734_p2;
wire   [5:0] zext_ln1085_4_fu_744_p1;
wire   [0:0] icmp_ln1085_5_fu_748_p2;
wire   [0:0] xor_ln1085_4_fu_753_p2;
wire   [5:0] zext_ln1085_5_fu_763_p1;
wire   [0:0] icmp_ln1085_6_fu_767_p2;
wire   [0:0] xor_ln1085_5_fu_772_p2;
wire  signed [2:0] sext_ln1085_fu_782_p1;
wire   [5:0] zext_ln1085_6_fu_786_p1;
wire   [0:0] icmp_ln1085_7_fu_790_p2;
wire   [0:0] xor_ln1085_6_fu_795_p2;
wire   [5:0] select_ln1085_1_fu_805_p3;
wire   [0:0] icmp_ln1085_8_fu_813_p2;
wire   [0:0] xor_ln1085_7_fu_818_p2;
wire   [5:0] select_ln1085_2_fu_828_p3;
wire   [0:0] icmp_ln1085_9_fu_836_p2;
wire   [0:0] xor_ln1085_8_fu_841_p2;
wire   [5:0] zext_ln1085_7_fu_851_p1;
wire   [0:0] icmp_ln1085_10_fu_855_p2;
wire   [0:0] xor_ln1085_9_fu_860_p2;
wire   [5:0] zext_ln1085_8_fu_870_p1;
wire   [0:0] icmp_ln1085_11_fu_874_p2;
wire   [0:0] xor_ln1085_10_fu_879_p2;
wire   [5:0] zext_ln1085_9_fu_889_p1;
wire   [0:0] icmp_ln1085_12_fu_893_p2;
wire   [0:0] xor_ln1085_11_fu_898_p2;
wire   [5:0] zext_ln1085_10_fu_908_p1;
wire   [0:0] icmp_ln1085_13_fu_912_p2;
wire   [0:0] xor_ln1085_12_fu_917_p2;
wire   [5:0] zext_ln1085_11_fu_927_p1;
wire   [0:0] icmp_ln1085_14_fu_931_p2;
wire   [0:0] xor_ln1085_13_fu_936_p2;
wire  signed [3:0] sext_ln1085_1_fu_946_p1;
wire   [5:0] zext_ln1085_12_fu_950_p1;
wire   [0:0] icmp_ln1085_15_fu_954_p2;
wire   [0:0] xor_ln1085_14_fu_959_p2;
wire  signed [3:0] sext_ln1085_2_fu_969_p1;
wire   [5:0] zext_ln1085_13_fu_973_p1;
wire   [0:0] icmp_ln1085_16_fu_977_p2;
wire   [0:0] xor_ln1085_15_fu_982_p2;
wire  signed [3:0] sext_ln1085_3_fu_992_p1;
wire   [5:0] zext_ln1085_14_fu_996_p1;
wire   [0:0] icmp_ln1085_17_fu_1000_p2;
wire   [0:0] xor_ln1085_16_fu_1005_p2;
wire  signed [3:0] sext_ln1085_4_fu_1015_p1;
wire   [5:0] zext_ln1085_15_fu_1019_p1;
wire   [0:0] icmp_ln1085_18_fu_1023_p2;
wire   [0:0] xor_ln1085_17_fu_1028_p2;
wire   [5:0] select_ln1085_3_fu_1038_p3;
wire   [0:0] icmp_ln1085_19_fu_1046_p2;
wire   [0:0] xor_ln1085_18_fu_1051_p2;
wire   [5:0] zext_ln1085_16_fu_1061_p1;
wire   [0:0] icmp_ln1085_20_fu_1065_p2;
wire   [0:0] xor_ln1085_19_fu_1070_p2;
wire   [5:0] zext_ln1085_17_fu_1080_p1;
wire   [0:0] icmp_ln1085_21_fu_1084_p2;
wire   [0:0] xor_ln1085_20_fu_1089_p2;
wire   [5:0] zext_ln1085_18_fu_1099_p1;
wire   [0:0] icmp_ln1085_22_fu_1103_p2;
wire   [0:0] xor_ln1085_21_fu_1108_p2;
wire   [5:0] zext_ln1085_19_fu_1118_p1;
wire   [0:0] icmp_ln1085_23_fu_1122_p2;
wire   [0:0] xor_ln1085_22_fu_1127_p2;
wire   [5:0] zext_ln1085_20_fu_1137_p1;
wire   [0:0] icmp_ln1085_24_fu_1141_p2;
wire   [0:0] xor_ln1085_23_fu_1146_p2;
wire   [5:0] zext_ln1085_21_fu_1156_p1;
wire   [0:0] icmp_ln1085_25_fu_1160_p2;
wire   [0:0] xor_ln1085_24_fu_1165_p2;
wire   [5:0] zext_ln1085_22_fu_1175_p1;
wire   [0:0] icmp_ln1085_26_fu_1179_p2;
wire   [0:0] xor_ln1085_25_fu_1184_p2;
wire   [5:0] zext_ln1085_23_fu_1194_p1;
wire   [0:0] icmp_ln1085_27_fu_1198_p2;
wire   [0:0] xor_ln1085_26_fu_1203_p2;
wire   [5:0] zext_ln1085_24_fu_1213_p1;
wire   [0:0] icmp_ln1085_28_fu_1217_p2;
wire   [0:0] xor_ln1085_27_fu_1222_p2;
wire   [5:0] zext_ln1085_25_fu_1232_p1;
wire   [0:0] icmp_ln1085_29_fu_1236_p2;
wire   [0:0] xor_ln1085_28_fu_1241_p2;
wire   [5:0] zext_ln1085_26_fu_1251_p1;
wire   [0:0] icmp_ln1085_30_fu_1255_p2;
wire   [0:0] xor_ln1085_29_fu_1260_p2;
wire   [1:0] zext_ln215_fu_660_p1;
wire   [1:0] zext_ln218_1_fu_698_p1;
wire   [1:0] add_ln886_fu_1270_p2;
wire   [1:0] zext_ln218_fu_679_p1;
wire   [1:0] zext_ln218_2_fu_721_p1;
wire   [1:0] zext_ln218_3_fu_740_p1;
wire   [1:0] zext_ln218_4_fu_759_p1;
wire   [1:0] zext_ln218_5_fu_778_p1;
wire   [1:0] zext_ln218_6_fu_801_p1;
wire   [1:0] zext_ln218_7_fu_824_p1;
wire   [1:0] add_ln886_6_fu_1294_p2;
wire   [1:0] zext_ln218_8_fu_847_p1;
wire   [1:0] zext_ln218_9_fu_866_p1;
wire   [1:0] add_ln886_7_fu_1304_p2;
wire   [2:0] zext_ln886_6_fu_1310_p1;
wire   [2:0] zext_ln886_5_fu_1300_p1;
wire   [1:0] zext_ln218_10_fu_885_p1;
wire   [1:0] zext_ln218_11_fu_904_p1;
wire   [1:0] add_ln886_9_fu_1320_p2;
wire   [1:0] zext_ln218_12_fu_923_p1;
wire   [1:0] zext_ln218_13_fu_942_p1;
wire   [1:0] add_ln886_10_fu_1330_p2;
wire   [2:0] zext_ln886_9_fu_1336_p1;
wire   [2:0] zext_ln886_8_fu_1326_p1;
wire   [1:0] zext_ln218_14_fu_965_p1;
wire   [1:0] zext_ln218_15_fu_988_p1;
wire   [1:0] add_ln886_14_fu_1346_p2;
wire   [1:0] zext_ln218_16_fu_1011_p1;
wire   [1:0] zext_ln218_17_fu_1034_p1;
wire   [1:0] add_ln886_15_fu_1356_p2;
wire   [2:0] zext_ln886_13_fu_1362_p1;
wire   [2:0] zext_ln886_12_fu_1352_p1;
wire   [1:0] zext_ln218_18_fu_1057_p1;
wire   [1:0] zext_ln218_19_fu_1076_p1;
wire   [1:0] add_ln886_17_fu_1372_p2;
wire   [1:0] zext_ln218_20_fu_1095_p1;
wire   [1:0] zext_ln218_21_fu_1114_p1;
wire   [1:0] add_ln886_18_fu_1382_p2;
wire   [2:0] zext_ln886_16_fu_1388_p1;
wire   [2:0] zext_ln886_15_fu_1378_p1;
wire   [1:0] zext_ln218_22_fu_1133_p1;
wire   [1:0] zext_ln218_23_fu_1152_p1;
wire   [1:0] add_ln886_21_fu_1398_p2;
wire   [1:0] zext_ln218_24_fu_1171_p1;
wire   [1:0] zext_ln218_25_fu_1190_p1;
wire   [1:0] add_ln886_22_fu_1408_p2;
wire   [2:0] zext_ln886_20_fu_1414_p1;
wire   [2:0] zext_ln886_19_fu_1404_p1;
wire   [1:0] zext_ln218_26_fu_1209_p1;
wire   [1:0] zext_ln218_27_fu_1228_p1;
wire   [1:0] add_ln886_24_fu_1424_p2;
wire   [1:0] zext_ln218_28_fu_1247_p1;
wire   [1:0] zext_ln886_fu_1266_p1;
wire   [1:0] add_ln886_25_fu_1434_p2;
wire   [2:0] zext_ln886_23_fu_1440_p1;
wire   [2:0] zext_ln886_22_fu_1430_p1;
wire   [2:0] zext_ln886_3_fu_1456_p1;
wire   [2:0] zext_ln886_2_fu_1453_p1;
wire   [2:0] add_ln886_4_fu_1459_p2;
wire   [2:0] zext_ln886_1_fu_1450_p1;
wire   [2:0] add_ln886_5_fu_1465_p2;
wire   [3:0] zext_ln886_10_fu_1478_p1;
wire   [3:0] zext_ln886_7_fu_1475_p1;
wire   [3:0] add_ln886_12_fu_1481_p2;
wire   [3:0] zext_ln886_4_fu_1471_p1;
wire   [3:0] zext_ln886_17_fu_1496_p1;
wire   [3:0] zext_ln886_14_fu_1493_p1;
wire   [3:0] zext_ln886_24_fu_1508_p1;
wire   [3:0] zext_ln886_21_fu_1505_p1;
wire   [4:0] zext_ln886_25_fu_1523_p1;
wire   [4:0] zext_ln886_18_fu_1520_p1;
wire   [4:0] add_ln886_28_fu_1526_p2;
wire   [4:0] zext_ln886_11_fu_1517_p1;
wire   [4:0] result_V_fu_1532_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
reg    ap_condition_1301;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_1_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_1_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_4_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_5_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_5_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_1_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_10_ROM_2P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_11_ROM_2P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_12_ROM_2P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_12_ROM_2P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_14_ROM_2P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_4_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_5_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_5_ROM_2P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_1_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_20_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_20_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_22_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_23_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_23_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_25_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_26_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_27_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_27_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_29_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch_p_ZL7threshs_30_ROM_2P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1301)) begin
        if ((icmp_ln295_fu_561_p2 == 1'd0)) begin
            i_fu_128 <= i_2_fu_567_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 26'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        nf_1_fu_124 <= 32'd0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln295_reg_1557_pp0_iter0_reg == 1'd0))) begin
        nf_1_fu_124 <= nf_2_fu_632_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln295_reg_1557_pp0_iter1_reg == 1'd0))) begin
        add_ln886_11_reg_1771 <= add_ln886_11_fu_1340_p2;
        add_ln886_16_reg_1776 <= add_ln886_16_fu_1366_p2;
        add_ln886_19_reg_1781 <= add_ln886_19_fu_1392_p2;
        add_ln886_1_reg_1751 <= add_ln886_1_fu_1276_p2;
        add_ln886_23_reg_1786 <= add_ln886_23_fu_1418_p2;
        add_ln886_26_reg_1791 <= add_ln886_26_fu_1444_p2;
        add_ln886_2_reg_1756 <= add_ln886_2_fu_1282_p2;
        add_ln886_3_reg_1761 <= add_ln886_3_fu_1288_p2;
        add_ln886_8_reg_1766 <= add_ln886_8_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln295_reg_1557_pp0_iter2_reg == 1'd0))) begin
        add_ln886_13_reg_1796 <= add_ln886_13_fu_1487_p2;
        add_ln886_20_reg_1801 <= add_ln886_20_fu_1499_p2;
        add_ln886_27_reg_1806 <= add_ln886_27_fu_1511_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln295_reg_1557 <= icmp_ln295_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln295_reg_1557_pp0_iter1_reg <= icmp_ln295_reg_1557;
        tmp_reg_1561_pp0_iter1_reg <= tmp_reg_1561;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln295_reg_1557_pp0_iter2_reg <= icmp_ln295_reg_1557_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln295_reg_1557_pp0_iter3_reg <= icmp_ln295_reg_1557_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln295_fu_561_p2 == 1'd0))) begin
        tmp_reg_1561 <= tmp_fu_573_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln295_fu_561_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 26'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln295_fu_561_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln295_fu_561_p2 == 1'd0))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln295_reg_1557_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign add_ln886_10_fu_1330_p2 = (zext_ln218_12_fu_923_p1 + zext_ln218_13_fu_942_p1);

assign add_ln886_11_fu_1340_p2 = (zext_ln886_9_fu_1336_p1 + zext_ln886_8_fu_1326_p1);

assign add_ln886_12_fu_1481_p2 = (zext_ln886_10_fu_1478_p1 + zext_ln886_7_fu_1475_p1);

assign add_ln886_13_fu_1487_p2 = (add_ln886_12_fu_1481_p2 + zext_ln886_4_fu_1471_p1);

assign add_ln886_14_fu_1346_p2 = (zext_ln218_14_fu_965_p1 + zext_ln218_15_fu_988_p1);

assign add_ln886_15_fu_1356_p2 = (zext_ln218_16_fu_1011_p1 + zext_ln218_17_fu_1034_p1);

assign add_ln886_16_fu_1366_p2 = (zext_ln886_13_fu_1362_p1 + zext_ln886_12_fu_1352_p1);

assign add_ln886_17_fu_1372_p2 = (zext_ln218_18_fu_1057_p1 + zext_ln218_19_fu_1076_p1);

assign add_ln886_18_fu_1382_p2 = (zext_ln218_20_fu_1095_p1 + zext_ln218_21_fu_1114_p1);

assign add_ln886_19_fu_1392_p2 = (zext_ln886_16_fu_1388_p1 + zext_ln886_15_fu_1378_p1);

assign add_ln886_1_fu_1276_p2 = (add_ln886_fu_1270_p2 + zext_ln218_fu_679_p1);

assign add_ln886_20_fu_1499_p2 = (zext_ln886_17_fu_1496_p1 + zext_ln886_14_fu_1493_p1);

assign add_ln886_21_fu_1398_p2 = (zext_ln218_22_fu_1133_p1 + zext_ln218_23_fu_1152_p1);

assign add_ln886_22_fu_1408_p2 = (zext_ln218_24_fu_1171_p1 + zext_ln218_25_fu_1190_p1);

assign add_ln886_23_fu_1418_p2 = (zext_ln886_20_fu_1414_p1 + zext_ln886_19_fu_1404_p1);

assign add_ln886_24_fu_1424_p2 = (zext_ln218_26_fu_1209_p1 + zext_ln218_27_fu_1228_p1);

assign add_ln886_25_fu_1434_p2 = (zext_ln218_28_fu_1247_p1 + zext_ln886_fu_1266_p1);

assign add_ln886_26_fu_1444_p2 = (zext_ln886_23_fu_1440_p1 + zext_ln886_22_fu_1430_p1);

assign add_ln886_27_fu_1511_p2 = (zext_ln886_24_fu_1508_p1 + zext_ln886_21_fu_1505_p1);

assign add_ln886_28_fu_1526_p2 = (zext_ln886_25_fu_1523_p1 + zext_ln886_18_fu_1520_p1);

assign add_ln886_2_fu_1282_p2 = (zext_ln218_2_fu_721_p1 + zext_ln218_3_fu_740_p1);

assign add_ln886_3_fu_1288_p2 = (zext_ln218_4_fu_759_p1 + zext_ln218_5_fu_778_p1);

assign add_ln886_4_fu_1459_p2 = (zext_ln886_3_fu_1456_p1 + zext_ln886_2_fu_1453_p1);

assign add_ln886_5_fu_1465_p2 = (add_ln886_4_fu_1459_p2 + zext_ln886_1_fu_1450_p1);

assign add_ln886_6_fu_1294_p2 = (zext_ln218_6_fu_801_p1 + zext_ln218_7_fu_824_p1);

assign add_ln886_7_fu_1304_p2 = (zext_ln218_8_fu_847_p1 + zext_ln218_9_fu_866_p1);

assign add_ln886_8_fu_1314_p2 = (zext_ln886_6_fu_1310_p1 + zext_ln886_5_fu_1300_p1);

assign add_ln886_9_fu_1320_p2 = (zext_ln218_10_fu_885_p1 + zext_ln218_11_fu_904_p1);

assign add_ln886_fu_1270_p2 = (zext_ln215_fu_660_p1 + zext_ln218_1_fu_698_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1301 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((icmp_ln295_reg_1557_pp0_iter3_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_561_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_2_fu_567_p2 = (ap_sig_allocacmp_i_1 + 26'd1);

assign icmp_ln1085_10_fu_855_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_7_fu_851_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_874_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_8_fu_870_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_893_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_9_fu_889_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_912_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_10_fu_908_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_931_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_11_fu_927_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_954_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_12_fu_950_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_977_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_13_fu_973_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1000_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_14_fu_996_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1023_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_15_fu_1019_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1046_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(select_ln1085_3_fu_1038_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_668_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_1_fu_664_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1065_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_16_fu_1061_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1084_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_17_fu_1080_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1103_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_18_fu_1099_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1122_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_19_fu_1118_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1141_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_20_fu_1137_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1160_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_21_fu_1156_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1179_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_22_fu_1175_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1198_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_23_fu_1194_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1217_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_24_fu_1213_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1236_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_25_fu_1232_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_687_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_2_fu_683_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1255_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_26_fu_1251_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_710_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(select_ln1085_fu_702_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_729_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_3_fu_725_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_748_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_4_fu_744_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_767_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_5_fu_763_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_790_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_6_fu_786_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_813_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(select_ln1085_1_fu_805_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_836_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(select_ln1085_2_fu_828_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_649_p2 = (($signed(tmp_reg_1561_pp0_iter1_reg) < $signed(zext_ln1085_fu_645_p1)) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_561_p2 = ((ap_sig_allocacmp_i_1 == 26'd33554432) ? 1'b1 : 1'b0);

assign icmp_ln295_reg_1557_pp0_iter0_reg = icmp_ln295_reg_1557;

assign icmp_ln307_fu_626_p2 = ((nf_fu_620_p2 == 32'd32) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_585_p1 = nf_1_fu_124;

assign nf_2_fu_632_p3 = ((icmp_ln307_fu_626_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_620_p2);

assign nf_fu_620_p2 = (nf_1_fu_124 + 32'd1);

assign out_V_TDATA = result_V_fu_1532_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_585_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_585_p1;

assign result_V_1_fu_654_p2 = (icmp_ln1085_fu_649_p2 ^ 1'd1);

assign result_V_fu_1532_p2 = (add_ln886_28_fu_1526_p2 + zext_ln886_11_fu_1517_p1);

assign select_ln1085_1_fu_805_p3 = ((p_ZL7threshs_8_q0[0:0] == 1'b1) ? 6'd7 : 6'd0);

assign select_ln1085_2_fu_828_p3 = ((p_ZL7threshs_9_q0[0:0] == 1'b1) ? 6'd7 : 6'd0);

assign select_ln1085_3_fu_1038_p3 = ((p_ZL7threshs_19_q0[0:0] == 1'b1) ? 6'd15 : 6'd0);

assign select_ln1085_fu_702_p3 = ((p_ZL7threshs_3_q0[0:0] == 1'b1) ? 6'd3 : 6'd0);

assign sext_ln1085_1_fu_946_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_2_fu_969_p1 = $signed(p_ZL7threshs_16_q0);

assign sext_ln1085_3_fu_992_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_4_fu_1015_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_fu_782_p1 = $signed(p_ZL7threshs_7_q0);

assign tmp_fu_573_p1 = in0_V_TDATA[5:0];

assign xor_ln1085_10_fu_879_p2 = (icmp_ln1085_11_fu_874_p2 ^ 1'd1);

assign xor_ln1085_11_fu_898_p2 = (icmp_ln1085_12_fu_893_p2 ^ 1'd1);

assign xor_ln1085_12_fu_917_p2 = (icmp_ln1085_13_fu_912_p2 ^ 1'd1);

assign xor_ln1085_13_fu_936_p2 = (icmp_ln1085_14_fu_931_p2 ^ 1'd1);

assign xor_ln1085_14_fu_959_p2 = (icmp_ln1085_15_fu_954_p2 ^ 1'd1);

assign xor_ln1085_15_fu_982_p2 = (icmp_ln1085_16_fu_977_p2 ^ 1'd1);

assign xor_ln1085_16_fu_1005_p2 = (icmp_ln1085_17_fu_1000_p2 ^ 1'd1);

assign xor_ln1085_17_fu_1028_p2 = (icmp_ln1085_18_fu_1023_p2 ^ 1'd1);

assign xor_ln1085_18_fu_1051_p2 = (icmp_ln1085_19_fu_1046_p2 ^ 1'd1);

assign xor_ln1085_19_fu_1070_p2 = (icmp_ln1085_20_fu_1065_p2 ^ 1'd1);

assign xor_ln1085_1_fu_692_p2 = (icmp_ln1085_2_fu_687_p2 ^ 1'd1);

assign xor_ln1085_20_fu_1089_p2 = (icmp_ln1085_21_fu_1084_p2 ^ 1'd1);

assign xor_ln1085_21_fu_1108_p2 = (icmp_ln1085_22_fu_1103_p2 ^ 1'd1);

assign xor_ln1085_22_fu_1127_p2 = (icmp_ln1085_23_fu_1122_p2 ^ 1'd1);

assign xor_ln1085_23_fu_1146_p2 = (icmp_ln1085_24_fu_1141_p2 ^ 1'd1);

assign xor_ln1085_24_fu_1165_p2 = (icmp_ln1085_25_fu_1160_p2 ^ 1'd1);

assign xor_ln1085_25_fu_1184_p2 = (icmp_ln1085_26_fu_1179_p2 ^ 1'd1);

assign xor_ln1085_26_fu_1203_p2 = (icmp_ln1085_27_fu_1198_p2 ^ 1'd1);

assign xor_ln1085_27_fu_1222_p2 = (icmp_ln1085_28_fu_1217_p2 ^ 1'd1);

assign xor_ln1085_28_fu_1241_p2 = (icmp_ln1085_29_fu_1236_p2 ^ 1'd1);

assign xor_ln1085_29_fu_1260_p2 = (icmp_ln1085_30_fu_1255_p2 ^ 1'd1);

assign xor_ln1085_2_fu_715_p2 = (icmp_ln1085_3_fu_710_p2 ^ 1'd1);

assign xor_ln1085_3_fu_734_p2 = (icmp_ln1085_4_fu_729_p2 ^ 1'd1);

assign xor_ln1085_4_fu_753_p2 = (icmp_ln1085_5_fu_748_p2 ^ 1'd1);

assign xor_ln1085_5_fu_772_p2 = (icmp_ln1085_6_fu_767_p2 ^ 1'd1);

assign xor_ln1085_6_fu_795_p2 = (icmp_ln1085_7_fu_790_p2 ^ 1'd1);

assign xor_ln1085_7_fu_818_p2 = (icmp_ln1085_8_fu_813_p2 ^ 1'd1);

assign xor_ln1085_8_fu_841_p2 = (icmp_ln1085_9_fu_836_p2 ^ 1'd1);

assign xor_ln1085_9_fu_860_p2 = (icmp_ln1085_10_fu_855_p2 ^ 1'd1);

assign xor_ln1085_fu_673_p2 = (icmp_ln1085_1_fu_668_p2 ^ 1'd1);

assign zext_ln1085_10_fu_908_p1 = p_ZL7threshs_13_q0;

assign zext_ln1085_11_fu_927_p1 = p_ZL7threshs_14_q0;

assign zext_ln1085_12_fu_950_p1 = $unsigned(sext_ln1085_1_fu_946_p1);

assign zext_ln1085_13_fu_973_p1 = $unsigned(sext_ln1085_2_fu_969_p1);

assign zext_ln1085_14_fu_996_p1 = $unsigned(sext_ln1085_3_fu_992_p1);

assign zext_ln1085_15_fu_1019_p1 = $unsigned(sext_ln1085_4_fu_1015_p1);

assign zext_ln1085_16_fu_1061_p1 = p_ZL7threshs_20_q0;

assign zext_ln1085_17_fu_1080_p1 = p_ZL7threshs_21_q0;

assign zext_ln1085_18_fu_1099_p1 = p_ZL7threshs_22_q0;

assign zext_ln1085_19_fu_1118_p1 = p_ZL7threshs_23_q0;

assign zext_ln1085_1_fu_664_p1 = p_ZL7threshs_1_q0;

assign zext_ln1085_20_fu_1137_p1 = p_ZL7threshs_24_q0;

assign zext_ln1085_21_fu_1156_p1 = p_ZL7threshs_25_q0;

assign zext_ln1085_22_fu_1175_p1 = p_ZL7threshs_26_q0;

assign zext_ln1085_23_fu_1194_p1 = p_ZL7threshs_27_q0;

assign zext_ln1085_24_fu_1213_p1 = p_ZL7threshs_28_q0;

assign zext_ln1085_25_fu_1232_p1 = p_ZL7threshs_29_q0;

assign zext_ln1085_26_fu_1251_p1 = p_ZL7threshs_30_q0;

assign zext_ln1085_2_fu_683_p1 = p_ZL7threshs_2_q0;

assign zext_ln1085_3_fu_725_p1 = p_ZL7threshs_4_q0;

assign zext_ln1085_4_fu_744_p1 = p_ZL7threshs_5_q0;

assign zext_ln1085_5_fu_763_p1 = p_ZL7threshs_6_q0;

assign zext_ln1085_6_fu_786_p1 = $unsigned(sext_ln1085_fu_782_p1);

assign zext_ln1085_7_fu_851_p1 = p_ZL7threshs_10_q0;

assign zext_ln1085_8_fu_870_p1 = p_ZL7threshs_11_q0;

assign zext_ln1085_9_fu_889_p1 = p_ZL7threshs_12_q0;

assign zext_ln1085_fu_645_p1 = p_ZL7threshs_0_q0;

assign zext_ln215_fu_660_p1 = result_V_1_fu_654_p2;

assign zext_ln218_10_fu_885_p1 = xor_ln1085_10_fu_879_p2;

assign zext_ln218_11_fu_904_p1 = xor_ln1085_11_fu_898_p2;

assign zext_ln218_12_fu_923_p1 = xor_ln1085_12_fu_917_p2;

assign zext_ln218_13_fu_942_p1 = xor_ln1085_13_fu_936_p2;

assign zext_ln218_14_fu_965_p1 = xor_ln1085_14_fu_959_p2;

assign zext_ln218_15_fu_988_p1 = xor_ln1085_15_fu_982_p2;

assign zext_ln218_16_fu_1011_p1 = xor_ln1085_16_fu_1005_p2;

assign zext_ln218_17_fu_1034_p1 = xor_ln1085_17_fu_1028_p2;

assign zext_ln218_18_fu_1057_p1 = xor_ln1085_18_fu_1051_p2;

assign zext_ln218_19_fu_1076_p1 = xor_ln1085_19_fu_1070_p2;

assign zext_ln218_1_fu_698_p1 = xor_ln1085_1_fu_692_p2;

assign zext_ln218_20_fu_1095_p1 = xor_ln1085_20_fu_1089_p2;

assign zext_ln218_21_fu_1114_p1 = xor_ln1085_21_fu_1108_p2;

assign zext_ln218_22_fu_1133_p1 = xor_ln1085_22_fu_1127_p2;

assign zext_ln218_23_fu_1152_p1 = xor_ln1085_23_fu_1146_p2;

assign zext_ln218_24_fu_1171_p1 = xor_ln1085_24_fu_1165_p2;

assign zext_ln218_25_fu_1190_p1 = xor_ln1085_25_fu_1184_p2;

assign zext_ln218_26_fu_1209_p1 = xor_ln1085_26_fu_1203_p2;

assign zext_ln218_27_fu_1228_p1 = xor_ln1085_27_fu_1222_p2;

assign zext_ln218_28_fu_1247_p1 = xor_ln1085_28_fu_1241_p2;

assign zext_ln218_2_fu_721_p1 = xor_ln1085_2_fu_715_p2;

assign zext_ln218_3_fu_740_p1 = xor_ln1085_3_fu_734_p2;

assign zext_ln218_4_fu_759_p1 = xor_ln1085_4_fu_753_p2;

assign zext_ln218_5_fu_778_p1 = xor_ln1085_5_fu_772_p2;

assign zext_ln218_6_fu_801_p1 = xor_ln1085_6_fu_795_p2;

assign zext_ln218_7_fu_824_p1 = xor_ln1085_7_fu_818_p2;

assign zext_ln218_8_fu_847_p1 = xor_ln1085_8_fu_841_p2;

assign zext_ln218_9_fu_866_p1 = xor_ln1085_9_fu_860_p2;

assign zext_ln218_fu_679_p1 = xor_ln1085_fu_673_p2;

assign zext_ln886_10_fu_1478_p1 = add_ln886_11_reg_1771;

assign zext_ln886_11_fu_1517_p1 = add_ln886_13_reg_1796;

assign zext_ln886_12_fu_1352_p1 = add_ln886_14_fu_1346_p2;

assign zext_ln886_13_fu_1362_p1 = add_ln886_15_fu_1356_p2;

assign zext_ln886_14_fu_1493_p1 = add_ln886_16_reg_1776;

assign zext_ln886_15_fu_1378_p1 = add_ln886_17_fu_1372_p2;

assign zext_ln886_16_fu_1388_p1 = add_ln886_18_fu_1382_p2;

assign zext_ln886_17_fu_1496_p1 = add_ln886_19_reg_1781;

assign zext_ln886_18_fu_1520_p1 = add_ln886_20_reg_1801;

assign zext_ln886_19_fu_1404_p1 = add_ln886_21_fu_1398_p2;

assign zext_ln886_1_fu_1450_p1 = add_ln886_1_reg_1751;

assign zext_ln886_20_fu_1414_p1 = add_ln886_22_fu_1408_p2;

assign zext_ln886_21_fu_1505_p1 = add_ln886_23_reg_1786;

assign zext_ln886_22_fu_1430_p1 = add_ln886_24_fu_1424_p2;

assign zext_ln886_23_fu_1440_p1 = add_ln886_25_fu_1434_p2;

assign zext_ln886_24_fu_1508_p1 = add_ln886_26_reg_1791;

assign zext_ln886_25_fu_1523_p1 = add_ln886_27_reg_1806;

assign zext_ln886_2_fu_1453_p1 = add_ln886_2_reg_1756;

assign zext_ln886_3_fu_1456_p1 = add_ln886_3_reg_1761;

assign zext_ln886_4_fu_1471_p1 = add_ln886_5_fu_1465_p2;

assign zext_ln886_5_fu_1300_p1 = add_ln886_6_fu_1294_p2;

assign zext_ln886_6_fu_1310_p1 = add_ln886_7_fu_1304_p2;

assign zext_ln886_7_fu_1475_p1 = add_ln886_8_reg_1766;

assign zext_ln886_8_fu_1326_p1 = add_ln886_9_fu_1320_p2;

assign zext_ln886_9_fu_1336_p1 = add_ln886_10_fu_1330_p2;

assign zext_ln886_fu_1266_p1 = xor_ln1085_29_fu_1260_p2;

endmodule //StreamingDataflowPartition_1_Thresholding_Batch_2_Thresholding_Batch
