

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 0, i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 8 'store' 'store_ln40' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_urem"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_urem_load = load i6 %phi_urem" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 12 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i, i6 50" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 14 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i, i6 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 15 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body.i.split, void %_Z12data_processP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 17 'load' 'phi_mul_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%add_ln40_1 = add i13 %phi_mul_load, i13 103" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 18 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul_load, i32 9, i32 12" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %tmp" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 20 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i6 %phi_urem_load" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 21 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 22 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 23 'getelementptr' 'data_buf_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 24 'getelementptr' 'data_buf_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 25 'getelementptr' 'data_buf_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 26 'getelementptr' 'data_buf_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 27 'load' 'data_buf_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 28 'load' 'data_buf_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 29 'load' 'data_buf_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 30 'load' 'data_buf_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 31 'load' 'data_buf_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln41 = switch i3 %trunc_ln40, void %.case.4, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 32 'switch' 'switch_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln40_2 = add i6 %phi_urem_load, i6 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 33 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln40_1 = icmp_ult  i6 %add_ln40_2, i6 5" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 34 'icmp' 'icmp_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%select_ln40 = select i1 %icmp_ln40_1, i6 %add_ln40_2, i6 0" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 35 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 %add_ln40, i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 36 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln40 = store i13 %add_ln40_1, i13 %phi_mul" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 %select_ln40, i6 %phi_urem" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 38 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body.i" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 39 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 40 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 42 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 43 'load' 'data_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 44 'load' 'data_buf_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 45 'load' 'data_buf_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 46 'load' 'data_buf_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 47 'load' 'data_buf_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.57ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %data_buf_load, i3 1, i16 %data_buf_1_load, i3 2, i16 %data_buf_2_load, i3 3, i16 %data_buf_3_load, i3 4, i16 %data_buf_4_load, i16 0, i3 %trunc_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 48 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %tmp_s" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 49 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_s, i32 15" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 50 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns)   --->   "%sub_ln41 = sub i17 0, i17 %sext_ln41" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 51 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln41, i32 1, i32 16" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 52 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %tmp_s, i32 1, i32 15" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 53 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i15 %trunc_ln41_2" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 54 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%sub_ln41_1 = sub i16 0, i16 %trunc_ln41_1" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 55 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.35ns)   --->   "%select_ln41 = select i1 %tmp_1, i16 %sub_ln41_1, i16 %sext_ln41_1" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 56 'select' 'select_ln41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 57 'store' 'store_ln41' <Predicate = (trunc_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 58 'br' 'br_ln41' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 59 'store' 'store_ln41' <Predicate = (trunc_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 60 'br' 'br_ln41' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 61 'store' 'store_ln41' <Predicate = (trunc_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 62 'br' 'br_ln41' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 63 'store' 'store_ln41' <Predicate = (trunc_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 64 'br' 'br_ln41' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 65 'store' 'store_ln41' <Predicate = (trunc_ln40 != 0 & trunc_ln40 != 1 & trunc_ln40 != 2 & trunc_ln40 != 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 66 'br' 'br_ln41' <Predicate = (trunc_ln40 != 0 & trunc_ln40 != 1 & trunc_ln40 != 2 & trunc_ln40 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.800ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [11]  (0.427 ns)
	'load' operation 6 bit ('phi_urem_load', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20) on local variable 'phi_urem' [14]  (0.000 ns)
	'add' operation 6 bit ('add_ln40_2', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20) [64]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln40_1', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20) [65]  (0.781 ns)
	'select' operation 6 bit ('select_ln40', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20) [66]  (0.384 ns)
	'store' operation 0 bit ('store_ln40', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20) of variable 'select_ln40', axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20 on local variable 'phi_urem' [69]  (0.427 ns)

 <State 2>: 3.991ns
The critical path consists of the following:
	'load' operation 16 bit ('data_buf_load', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) on array 'data_buf' [33]  (0.677 ns)
	'sparsemux' operation 16 bit ('tmp_s', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) [38]  (0.574 ns)
	'sub' operation 17 bit ('sub_ln41', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) [41]  (0.853 ns)
	'sub' operation 16 bit ('sub_ln41_1', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) [45]  (0.853 ns)
	'select' operation 16 bit ('select_ln41', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) [46]  (0.357 ns)
	'store' operation 0 bit ('store_ln41', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20) of variable 'select_ln41', axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20 on array 'data_buf_4' [61]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
