// Seed: 123334405
module module_0;
  wire  id_2 = id_2;
  wire  id_3;
  uwire id_4 = 1;
  wire  id_5;
  wire  id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5,
    input wire id_6
);
  wire id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0();
endmodule
