#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 11 13:30:54 2024
# Process ID: 10368
# Current directory: C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25368 C:\Users\Ilie Nicolai\Desktop\Rezolvari + Test Laborator\Lab5\Lab5.xpr
# Log file: C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/vivado.log
# Journal file: C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5\vivado.jou
# Running On: DESKTOP-0TLBRID, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16858 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.762 ; gain = 215.730
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/aduna_scade_mantisele.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/aduna_scade_mantisele.v}}
file delete -force {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/aduna_scade_mantisele.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/ajustare_exponent.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/ajustare_exponent.v}}
file delete -force {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/ajustare_exponent.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alege_exponent.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alege_exponent.v}}
file delete -force {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alege_exponent.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alinierea_mantiselor.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alinierea_mantiselor.v}}
file delete -force {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/alinierea_mantiselor.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/compara_exponentii_prin_scadere.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/concatenare.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg1.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg2.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponentii_reg1.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg2.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg3.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg1.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg4.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/normalizare.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/compara_exponentii_prin_scadere.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/concatenare.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg2.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponentii_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg2.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg3.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg4.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/normalizare.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg2.v}}
file delete -force {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/compara_exponentii_prin_scadere.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/concatenare.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponent_reg2.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/exponentii_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg2.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisa_reg3.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg1.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mantisele_reg4.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/normalizare.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg.v} {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/op_reg2.v}
close_project
open_project {C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulare_virgula_mobila'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare_virgula_mobila' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_virgula_mobila_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/ad_sc_virgula_mobila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_sc_virgula_mobila
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/get_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_op
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod1_comp_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod1_comp_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod2_alege_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod2_alege_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod3_adj_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod3_adj_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod4_alin_mantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod4_alin_mantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod5_add_diff_mantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod5_add_diff_mantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod6_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod6_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/mod7_concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod7_concat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg1_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg1_exps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1_exps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg1_mantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1_mantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg2_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg2_mantisa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2_mantisa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg3_mantisa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg3_mantisa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/reg4_mantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg4_mantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sources_1/new/transfer_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transfer_op
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.srcs/sim_1/new/simulare_virgula_mobila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare_virgula_mobila
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare_virgula_mobila_behav xil_defaultlib.simulare_virgula_mobila xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare_virgula_mobila_behav xil_defaultlib.simulare_virgula_mobila xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg1_exps
Compiling module xil_defaultlib.reg1_mantise
Compiling module xil_defaultlib.get_op
Compiling module xil_defaultlib.mod1_comp_exp
Compiling module xil_defaultlib.mod7_concat
Compiling module xil_defaultlib.transfer_op
Compiling module xil_defaultlib.reg4_mantise
Compiling module xil_defaultlib.mod2_alege_exp
Compiling module xil_defaultlib.mod4_alin_mantise
Compiling module xil_defaultlib.reg1_exp
Compiling module xil_defaultlib.mod5_add_diff_mantise
Compiling module xil_defaultlib.reg2_exp
Compiling module xil_defaultlib.reg2_mantisa
Compiling module xil_defaultlib.mod6_norm
Compiling module xil_defaultlib.mod3_adj_exp
Compiling module xil_defaultlib.reg3_mantisa
Compiling module xil_defaultlib.ad_sc_virgula_mobila
Compiling module xil_defaultlib.simulare_virgula_mobila
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare_virgula_mobila_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ilie Nicolai/Desktop/Rezolvari + Test Laborator/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare_virgula_mobila_behav -key {Behavioral:sim_1:Functional:simulare_virgula_mobila} -tclbatch {simulare_virgula_mobila.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulare_virgula_mobila.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare_virgula_mobila_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1540.008 ; gain = 28.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 13:34:37 2024...
