# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/ALU.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/ALUctr.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/Ctr.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/DataMemory.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/Ext.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/PCupdate.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/Registers.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/imports/new/SignExt.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/TOP.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/ZeroExt.v" \
"../../../../LAB06-refer.srcs/sources_1/new/execution.v" \
"../../../../LAB06-refer.srcs/sources_1/new/instrDecode.v" \
"../../../../LAB06-refer.srcs/sources_1/new/instrFetch.v" \
"../../../../LAB06-refer.srcs/sources_1/imports/sources_1/new/instrMem.v" \
"../../../../LAB06-refer.srcs/sim_1/imports/new/CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
