/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [13:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [17:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [14:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire [3:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_41z ? celloutsig_0_12z : _00_);
  assign celloutsig_0_12z = !(celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_6z);
  assign celloutsig_0_16z = !(celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_14z);
  assign celloutsig_0_33z = ~(celloutsig_0_31z[17] | celloutsig_0_16z);
  assign celloutsig_0_5z = ~(in_data[42] | celloutsig_0_0z);
  assign celloutsig_0_58z = ~(celloutsig_0_45z[0] | celloutsig_0_17z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[3] | celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[0] | celloutsig_1_5z[5]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z | in_data[88]);
  assign celloutsig_0_13z = ~(celloutsig_0_0z | celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_12z | celloutsig_0_7z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | in_data[45]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z) & (in_data[88] | celloutsig_0_0z));
  assign celloutsig_0_40z = ~((celloutsig_0_6z | celloutsig_0_16z) & (celloutsig_0_20z[2] | celloutsig_0_18z));
  assign celloutsig_0_23z = ~((celloutsig_0_22z | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_0z = in_data[78] ^ in_data[26];
  assign celloutsig_0_41z = celloutsig_0_16z ^ celloutsig_0_38z;
  assign celloutsig_0_66z = celloutsig_0_9z ^ celloutsig_0_41z;
  assign celloutsig_0_3z = in_data[10] ^ celloutsig_0_2z;
  assign celloutsig_0_32z = ~(celloutsig_0_1z ^ celloutsig_0_28z[2]);
  assign celloutsig_0_54z = ~(celloutsig_0_10z ^ celloutsig_0_40z);
  assign celloutsig_1_2z = ~(in_data[96] ^ celloutsig_1_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z ^ in_data[73]);
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ celloutsig_0_9z);
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 14'h0000;
    else _01_ <= in_data[110:97];
  reg [4:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _29_ <= 5'h00;
    else _29_ <= { in_data[88:87], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign { _02_[4:1], _00_ } = _29_;
  assign celloutsig_0_46z = { celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_39z } & { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_0_56z = celloutsig_0_55z[14:8] & { celloutsig_0_49z[5:0], celloutsig_0_10z };
  assign celloutsig_0_60z = in_data[74:68] & { celloutsig_0_55z[7:4], celloutsig_0_20z };
  assign celloutsig_1_18z = celloutsig_1_11z[9:2] & { _01_[10:4], celloutsig_1_13z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, _02_[4:1], _00_, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } & { in_data[47:42], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_22z, _02_[4:1], _00_, celloutsig_0_17z, celloutsig_0_10z } & { in_data[86:77], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_26z[10:3], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z } & { celloutsig_0_21z[2:1], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_36z = { in_data[71:64], celloutsig_0_28z, celloutsig_0_20z } == { celloutsig_0_25z[10:4], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_7z = { in_data[41:40], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } == { in_data[72:61], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_19z = in_data[127:119] == { celloutsig_1_1z[5:4], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_0_22z = { in_data[29:28], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_17z } == { celloutsig_0_21z[3:1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_29z = { in_data[64:62], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_6z } == { celloutsig_0_19z[5:4], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_0_6z = { in_data[95], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } >= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[9:6], _02_[4:1], _00_, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z } >= { in_data[92:88], celloutsig_0_7z, celloutsig_0_1z, _02_[4:1], _00_ };
  assign celloutsig_0_24z = { in_data[80], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_5z } >= { celloutsig_0_21z[2:1], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_38z = { in_data[62:45], celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_7z } && { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_39z = { celloutsig_0_25z[10:5], celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_3z } && { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_6z, _02_[4:1], _00_ };
  assign celloutsig_0_50z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z } && celloutsig_0_20z;
  assign celloutsig_1_10z = celloutsig_1_1z[5:1] && { _01_[5], celloutsig_1_9z };
  assign celloutsig_0_30z = { _02_[3], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_13z } && { _02_[3:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_37z = ! celloutsig_0_26z[6:1];
  assign celloutsig_0_43z = ! celloutsig_0_25z[9:7];
  assign celloutsig_0_51z = ! { _02_[2:1], _00_, celloutsig_0_9z, celloutsig_0_50z };
  assign celloutsig_1_0z = ! in_data[171:169];
  assign celloutsig_1_3z = ! { in_data[187:183], celloutsig_1_2z };
  assign celloutsig_0_17z = ! { _02_[4:1], _00_, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_32z } != { celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_10z };
  assign celloutsig_0_74z = { celloutsig_0_67z, celloutsig_0_21z, celloutsig_0_66z } != { celloutsig_0_58z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_56z };
  assign celloutsig_0_27z = { in_data[59:55], celloutsig_0_15z, celloutsig_0_23z } != celloutsig_0_19z[10:4];
  assign celloutsig_1_11z = - { in_data[146:142], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_17z = - { _01_[12:11], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_20z = - { _02_[2:1], celloutsig_0_9z };
  assign celloutsig_0_67z = ~ { _02_[2:1], _00_, celloutsig_0_58z };
  assign celloutsig_0_21z = ~ { _02_[2:1], _00_, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_47z = ~^ { celloutsig_0_19z[5:0], _02_[4:1], _00_ };
  assign celloutsig_0_65z = ~^ { celloutsig_0_26z[13:10], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_11z[6], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_1z = ~^ in_data[68:56];
  assign celloutsig_0_55z = { celloutsig_0_31z[4:0], celloutsig_0_41z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_9z, celloutsig_0_1z } << { celloutsig_0_19z[0], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_43z };
  assign celloutsig_0_71z = { celloutsig_0_60z[6:5], celloutsig_0_11z, celloutsig_0_54z, celloutsig_0_51z } << { celloutsig_0_46z[2:1], celloutsig_0_65z, celloutsig_0_47z, celloutsig_0_4z };
  assign celloutsig_0_45z = { celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_7z } >> { celloutsig_0_35z[6], celloutsig_0_38z, celloutsig_0_1z };
  assign celloutsig_0_49z = { _02_[4:2], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_39z } >> celloutsig_0_26z[11:4];
  assign celloutsig_1_1z = in_data[132:127] >> in_data[114:109];
  assign celloutsig_0_26z = { celloutsig_0_25z[12:7], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_18z } >> { in_data[91:79], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_13z } >> { celloutsig_0_21z[0], celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_75z = { celloutsig_0_71z[3:1], celloutsig_0_36z } ~^ celloutsig_0_21z[3:0];
  assign celloutsig_1_5z = { in_data[183:175], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } ~^ { celloutsig_1_1z[5:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z[1:0], celloutsig_1_6z, celloutsig_1_2z } ~^ { celloutsig_1_5z[9:8], celloutsig_1_2z, celloutsig_1_3z };
  assign { celloutsig_0_35z[3], celloutsig_0_35z[1], celloutsig_0_35z[2], celloutsig_0_35z[7:4] } = { celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_16z, in_data[44:41] } ~^ { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z };
  assign _02_[0] = _00_;
  assign celloutsig_0_35z[0] = 1'h1;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
