

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    8 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_24uoM2"
Parsing file _cuobjdump_complete_output_24uoM2
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cd9xO6"
Running: cat _ptx_cd9xO6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_s2IZQa
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_s2IZQa --output-file  /dev/null 2> _ptx_cd9xO6info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cd9xO6 _ptx2_s2IZQa _ptx_cd9xO6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:42:39 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(52,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(18,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(74,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(59,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(53,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 670016 (ipc=446.7) sim_rate=335008 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:42:40 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 969376 (ipc=387.8) sim_rate=323125 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:42:41 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(33,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(62,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(4,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1293856 (ipc=287.5) sim_rate=323464 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:42:42 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(14,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(33,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1564384 (ipc=284.4) sim_rate=312876 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:42:43 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(29,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(84,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1928000 (ipc=275.4) sim_rate=321333 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:42:44 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2324544 (ipc=273.5) sim_rate=332077 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:42:45 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(53,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2709824 (ipc=271.0) sim_rate=338728 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:42:46 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3081088 (ipc=267.9) sim_rate=342343 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:42:47 2019
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(41,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3419072 (ipc=263.0) sim_rate=341907 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:42:48 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(10,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3708992 (ipc=264.9) sim_rate=337181 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:42:49 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(87,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(65,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(77,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4093760 (ipc=272.9) sim_rate=341146 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:42:50 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(18,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(58,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(36,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4798127 (ipc=290.8) sim_rate=369086 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:42:51 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(24,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(30,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(40,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(28,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(7,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(21,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5358195 (ipc=306.2) sim_rate=382728 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:42:52 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(21,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(88,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(25,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5757740 (ipc=311.2) sim_rate=383849 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:42:53 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(27,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(12,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(24,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(66,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6181255 (ipc=317.0) sim_rate=386328 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:42:54 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(28,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(26,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6658323 (ipc=317.1) sim_rate=391666 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:42:55 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(62,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(32,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(19,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(43,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7068726 (ipc=321.3) sim_rate=392707 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:42:56 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(26,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(42,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7455331 (ipc=324.1) sim_rate=392385 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:42:57 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(32,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(19,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(39,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(60,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(30,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8034483 (ipc=327.9) sim_rate=401724 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:42:58 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(58,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(34,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8350880 (ipc=327.5) sim_rate=397660 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:42:59 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(15,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(39,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(18,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8834127 (ipc=327.2) sim_rate=401551 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:00 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(11,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(46,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(9,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(53,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27940,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27941,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9303393 (ipc=332.3) sim_rate=404495 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:01 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(44,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(45,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(51,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9789191 (ipc=337.6) sim_rate=407882 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:02 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(75,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(19,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29254,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29255,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29397,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29422,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29423,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(14,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(6,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(92,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29785,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29786,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29825,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29826,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(19,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10368871 (ipc=345.6) sim_rate=414754 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:03 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(50,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30072,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30073,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30124,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30125,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30207,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30208,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(35,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30317,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30318,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(99,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30455,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30456,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(36,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30639,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30640,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(45,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30812,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30813,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(42,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(47,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10978826 (ipc=354.2) sim_rate=422262 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:04 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31012,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31013,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(78,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(97,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31369,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31370,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(50,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31538,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31662,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31663,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(34,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(103,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11504792 (ipc=359.5) sim_rate=426103 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:05 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(51,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32065,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32066,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32150,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32151,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(17,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32474,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(32475,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32476,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32477,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(107,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32667,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32668,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32768,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32769,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(15,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32956,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32957,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11986671 (ipc=363.2) sim_rate=428095 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33002,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33003,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(90,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33102,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33103,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(47,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(74,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33557,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33558,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(106,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12383604 (ipc=364.2) sim_rate=427020 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:07 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(67,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(63,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34421,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34422,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(36,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(39,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(54,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34900,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34901,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12829921 (ipc=366.6) sim_rate=427664 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:08 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(30,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(88,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35327,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35328,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(43,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(59,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(45,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13344379 (ipc=370.7) sim_rate=430463 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:09 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(72,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(88,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(66,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(39,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36804,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(49,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13819174 (ipc=373.5) sim_rate=431849 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:10 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(69,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(101,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37230,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37231,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37301,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(43,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37477,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37478,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(60,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37760,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(60,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37831,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37832,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37867,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37868,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(34,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 14310093 (ipc=376.6) sim_rate=433639 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38169,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38170,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(54,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38304,0), 5 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(123,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(57,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(111,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38979,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 14709693 (ipc=377.2) sim_rate=432638 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39103,0), 5 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(65,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(85,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39681,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(95,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(57,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 15083077 (ipc=377.1) sim_rate=430945 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40120,0), 5 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(53,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40394,0), 5 CTAs running
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(87,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(84,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(69,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15506373 (ipc=378.2) sim_rate=430732 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:14 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(89,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(89,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41421,0), 5 CTAs running
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(74,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 15872791 (ipc=377.9) sim_rate=428994 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:15 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(51,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42275,0), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(82,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (42492,0), 5 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(109,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42558,0), 5 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(88,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(73,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16355814 (ipc=380.4) sim_rate=430416 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:16 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(46,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(47,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(116,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(92,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(70,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44220,0), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(65,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16903415 (ipc=379.9) sim_rate=433420 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:43:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44574,0), 5 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44778,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44780,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44782,0), 4 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(98,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45001,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45228,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45230,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(82,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 17235450 (ipc=378.8) sim_rate=430886 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:43:18 2019
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(117,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(127,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46133,0), 5 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(83,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46308,0), 4 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(127,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46733,0), 4 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(102,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46762,0), 4 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(122,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17743597 (ipc=377.5) sim_rate=432770 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:43:19 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(74,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47296,0), 3 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(108,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(98,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47968,0), 3 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(105,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 18127239 (ipc=377.7) sim_rate=431600 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:43:20 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(63,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(97,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(68,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(67,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48917,0), 3 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(61,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18699115 (ipc=381.6) sim_rate=434863 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:43:21 2019
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(118,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(63,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(95,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49606,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49642,0), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(106,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49810,0), 3 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(94,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 19207585 (ipc=384.2) sim_rate=436536 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:43:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50130,0), 4 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(96,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50254,0), 4 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(120,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50348,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50457,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50516,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (50517,0), 4 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(100,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(83,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50860,0), 3 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(90,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(83,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51283,0), 2 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(93,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 19907708 (ipc=386.6) sim_rate=442393 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:43:23 2019
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(91,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51755,0), 3 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(104,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(111,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(112,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(96,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52345,0), 2 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(123,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 20411486 (ipc=388.8) sim_rate=443727 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:43:24 2019
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(121,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(82,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52945,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53030,0), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(116,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(125,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53306,0), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(96,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 20913528 (ipc=390.9) sim_rate=444968 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:43:25 2019
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(92,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(108,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (54006,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (54013,0), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(93,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (54132,0), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(109,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54408,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54560,0), 2 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(126,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (54721,0), 3 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(103,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 21480595 (ipc=390.6) sim_rate=447512 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:43:26 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(123,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(100,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (55566,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(101,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(109,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 21847999 (ipc=390.1) sim_rate=445877 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:43:27 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(126,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (56455,0), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(92,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(117,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56948,0), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(93,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57228,0), 1 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(94,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(118,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 22437873 (ipc=390.2) sim_rate=448757 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:43:28 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(104,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(106,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(93,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58205,0), 1 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(127,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58534,0), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(101,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58693,0), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(122,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58955,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 23028343 (ipc=390.3) sim_rate=451536 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:43:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59015,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59078,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(124,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59203,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(121,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59574,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(124,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(127,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60095,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(109,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60401,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 23543170 (ipc=389.1) sim_rate=452753 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:43:30 2019
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(119,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60678,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60888,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61051,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61054,0), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(121,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(124,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (61588,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61598,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(113,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62131,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (62135,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(118,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 24047055 (ipc=384.8) sim_rate=453718 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:43:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (62560,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62632,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (63035,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(113,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63130,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63804,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63832,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(122,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63932,0), 1 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(122,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65135,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65676,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65891,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(125,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66320,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 24437257 (ipc=367.5) sim_rate=452541 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:43:32 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (66969,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 0.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 66970
gpu_sim_insn = 24441600
gpu_ipc =     364.9634
gpu_tot_sim_cycle = 66970
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     364.9634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 37252
gpu_stall_icnt2sh    = 361628
gpu_total_sim_rate=452622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465656
	L1I_total_cache_misses = 2040
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6147
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39421
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36463
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39617
	L1D_cache_core[3]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35875
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36784
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34631
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35786
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35078
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35912
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36389
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38435
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36715
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36389
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33689
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36278
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 547462
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3368
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 546191
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2040
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6147
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 550830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3368
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3368
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 547462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:762171	W0_Idle:26922	W0_Scoreboard:289689	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 442 
maxdqlatency = 0 
maxmflatency = 726 
averagemflatency = 348 
max_icnt2mem_latency = 318 
max_icnt2sh_latency = 66969 
mrq_lat_table:44585 	1245 	1891 	4319 	6929 	4510 	1915 	166 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	226 	64047 	1534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57731 	4971 	1408 	1376 	420 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7665 	34979 	21189 	1716 	2 	0 	0 	0 	0 	0 	1 	81 	170 	4 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         8         6         6         6         5         6         4         6         6         6         7         5         6         6         6 
dram[1]:         6         6         6         6         6         5         7         4         8         6         4         6         6         6         6         6 
dram[2]:         8         8         6         6         6         5         4         6         6         6         6         6         6         4         6         6 
dram[3]:         6         6         6         6         6         4         6         6         6         5         5         5         8         6         6         6 
dram[4]:         7         6         6         6         6         6         5         5         6         6         6         5         4         6         8         6 
dram[5]:         6         6         6         5         4         6         5         4         5         6         4         5         7         8         8         6 
maximum service time to same row:
dram[0]:      1109      1932      1935      1929      1940      1982      1972      1913      1919      1915      1969      1965      1954      1949      1959      1894 
dram[1]:      1434      1966      1941      1932      1944      1985      1977      1916      1922      1919      1975      1971      1959      1953      1965      1899 
dram[2]:      1963      1904      1944      1907      1950      1951      1982      1934      1926      1888      1979      1927      1965      1925      1972      1944 
dram[3]:      1966      1910      1949      1913      1953      1954      1987      1938      1931      1893      1984      1932      1969      1951      1976      1976 
dram[4]:      1925      1915      1921      1916      1941      1960      1907      1943      1903      1897      1957      1935      1938      1954      1887      1981 
dram[5]:      1929      1919      1925      1921      1978      1965      1909      1947      1910      1901      1960      1969      1944      1959      1891      1987 
average row accesses per activate:
dram[0]:  1.320939  1.341317  1.338645  1.346693  1.369478  1.332031  1.291743  1.303704  1.330813  1.394059  1.349112  1.338521  1.360324  1.344000  1.417722  1.360324 
dram[1]:  1.332016  1.284895  1.363083  1.352113  1.321705  1.326848  1.325800  1.298893  1.323308  1.356455  1.379032  1.314176  1.352113  1.335984  1.429787  1.400000 
dram[2]:  1.339960  1.320236  1.333333  1.349398  1.358566  1.323017  1.301294  1.338403  1.391304  1.346080  1.320463  1.347826  1.330693  1.388430  1.402923  1.423729 
dram[3]:  1.277040  1.354839  1.322835  1.368635  1.284369  1.297913  1.280000  1.318352  1.335863  1.361702  1.293006  1.355865  1.338645  1.354839  1.420719  1.435897 
dram[4]:  1.368635  1.352113  1.315068  1.304854  1.369478  1.354455  1.340952  1.313433  1.343511  1.388560  1.370518  1.291667  1.391304  1.344000  1.438972  1.400000 
dram[5]:  1.333333  1.270321  1.408805  1.320236  1.286792  1.264325  1.346080  1.270758  1.338403  1.333333  1.311069  1.299048  1.354839  1.333333  1.423729  1.405858 
average row locality = 65565/48827 = 1.342802
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        355       351       345       339       352       345       352       344       344       345       352       362       345       346       345       348
dram[1]:        350       352       347       344       349       349       351       349       346       347       349       368       344       346       344       345
dram[2]:        351       351       347       349       352       349       347       352       346       348       349       350       352       348       348       345
dram[3]:        343       353       337       353       338       354       340       355       341       348       340       355       342       354       339       349
dram[4]:        382       344       379       345       382       347       385       349       379       344       404       350       379       342       379       348
dram[5]:        338       340       340       335       345       341       344       338       341       335       362       340       340       340       338       338
maximum mf latency per bank:
dram[0]:        677       546       608       575       553       613       624       620       554       627       593       584       606       605       585       622
dram[1]:        579       547       593       583       535       574       592       565       645       604       591       563       555       555       629       558
dram[2]:        612       705       569       718       643       584       628       712       669       683       584       711       665       654       584       704
dram[3]:        558       574       538       607       629       615       524       610       597       561       554       565       590       625       581       609
dram[4]:        711       598       714       625       657       589       637       614       631       569       706       615       637       545       646       602
dram[5]:        682       584       656       505       649       599       685       618       691       600       726       546       655       587       605       527

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61235 n_act=8125 n_pre=8109 n_req=10931 n_rd=10927 n_write=4 bw_util=0.2473
n_activity=78883 dram_eff=0.2771
bk0: 675a 68192i bk1: 672a 67969i bk2: 672a 68605i bk3: 672a 69196i bk4: 682a 68570i bk5: 682a 68502i bk6: 704a 66898i bk7: 704a 67688i bk8: 704a 67361i bk9: 704a 68293i bk10: 684a 67819i bk11: 684a 68338i bk12: 672a 68800i bk13: 672a 68942i bk14: 672a 69613i bk15: 672a 68302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.40425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61206 n_act=8141 n_pre=8125 n_req=10928 n_rd=10926 n_write=2 bw_util=0.2472
n_activity=79187 dram_eff=0.276
bk0: 674a 68730i bk1: 672a 67592i bk2: 672a 68870i bk3: 672a 69365i bk4: 682a 67773i bk5: 682a 68328i bk6: 704a 67747i bk7: 704a 67197i bk8: 704a 67123i bk9: 704a 68097i bk10: 684a 68369i bk11: 684a 67360i bk12: 672a 68301i bk13: 672a 68458i bk14: 672a 69559i bk15: 672a 69347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.41373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61304 n_act=8093 n_pre=8077 n_req=10926 n_rd=10926 n_write=0 bw_util=0.2472
n_activity=78659 dram_eff=0.2778
bk0: 674a 68407i bk1: 672a 67828i bk2: 672a 68760i bk3: 672a 68605i bk4: 682a 68404i bk5: 684a 67723i bk6: 704a 66480i bk7: 704a 67237i bk8: 704a 68319i bk9: 704a 67438i bk10: 684a 68309i bk11: 682a 67759i bk12: 672a 68203i bk13: 672a 69019i bk14: 672a 69501i bk15: 672a 69750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.43968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61133 n_act=8179 n_pre=8163 n_req=10925 n_rd=10925 n_write=0 bw_util=0.2472
n_activity=79444 dram_eff=0.275
bk0: 673a 68205i bk1: 672a 68619i bk2: 672a 68674i bk3: 672a 68828i bk4: 682a 67991i bk5: 684a 67295i bk6: 704a 66833i bk7: 704a 66819i bk8: 704a 67846i bk9: 704a 67946i bk10: 684a 67879i bk11: 682a 67886i bk12: 672a 68159i bk13: 672a 67877i bk14: 672a 69484i bk15: 672a 69324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.36877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61350 n_act=8069 n_pre=8053 n_req=10928 n_rd=10924 n_write=4 bw_util=0.2472
n_activity=77931 dram_eff=0.2805
bk0: 672a 67066i bk1: 672a 68311i bk2: 672a 66822i bk3: 672a 67475i bk4: 682a 66910i bk5: 684a 67847i bk6: 704a 65653i bk7: 704a 66171i bk8: 704a 65506i bk9: 704a 67775i bk10: 684a 66141i bk11: 682a 66632i bk12: 672a 67710i bk13: 672a 68128i bk14: 672a 68076i bk15: 672a 68802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.88037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88400 n_nop=61049 n_act=8220 n_pre=8204 n_req=10927 n_rd=10924 n_write=3 bw_util=0.2472
n_activity=78777 dram_eff=0.2774
bk0: 672a 68927i bk1: 672a 67792i bk2: 672a 69862i bk3: 672a 68792i bk4: 682a 67235i bk5: 684a 67378i bk6: 704a 67529i bk7: 704a 67159i bk8: 704a 67892i bk9: 704a 68350i bk10: 684a 66766i bk11: 682a 68164i bk12: 672a 68763i bk13: 672a 68575i bk14: 672a 69710i bk15: 672a 69701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.31359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 609
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 140
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 573
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 151
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 166
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 259
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 1122
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 320
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 352
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 5261
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4759
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 394
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.326

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.632
	minimum = 6
	maximum = 146
Network latency average = 14.3233
	minimum = 6
	maximum = 146
Slowest packet = 995
Flit latency average = 14.1236
	minimum = 6
	maximum = 146
Slowest flit = 2057
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0729038
	minimum = 0.0615201 (at node 1)
	maximum = 0.0824847 (at node 16)
Accepted packet rate average = 0.0729038
	minimum = 0.0615201 (at node 1)
	maximum = 0.0824847 (at node 16)
Injected flit rate average = 0.21827
	minimum = 0.061759 (at node 1)
	maximum = 0.410706 (at node 15)
Accepted flit rate average= 0.21827
	minimum = 0.0815589 (at node 20)
	maximum = 0.344871 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.632 (1 samples)
	minimum = 6 (1 samples)
	maximum = 146 (1 samples)
Network latency average = 14.3233 (1 samples)
	minimum = 6 (1 samples)
	maximum = 146 (1 samples)
Flit latency average = 14.1236 (1 samples)
	minimum = 6 (1 samples)
	maximum = 146 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0729038 (1 samples)
	minimum = 0.0615201 (1 samples)
	maximum = 0.0824847 (1 samples)
Accepted packet rate average = 0.0729038 (1 samples)
	minimum = 0.0615201 (1 samples)
	maximum = 0.0824847 (1 samples)
Injected flit rate average = 0.21827 (1 samples)
	minimum = 0.061759 (1 samples)
	maximum = 0.410706 (1 samples)
Accepted flit rate average = 0.21827 (1 samples)
	minimum = 0.0815589 (1 samples)
	maximum = 0.344871 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 452622 (inst/sec)
gpgpu_simulation_rate = 1240 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 53038.324219 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
