--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/softwares/Linux/xilinx/10.1/ISE/bin/lin64/unwrapped/trce -ise
/homes/ugrad/billlipeng/ecen449/lab1b/lab1b.ise -intstyle ise -v 3 -s 1 -xml
led_count led_count.ncd -o led_count.twr led_count.pcf -ucf led_count.ucf

Design file:              led_count.ncd
Physical constraint file: led_count.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;

 1396 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.466ns.
--------------------------------------------------------------------------------
Slack:                  5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_COUNT_20 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.468ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (1.329 - 1.292)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_COUNT_20 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.BQ      Tcko                  0.450   R_COUNT<22>
                                                       R_COUNT_20
    SLICE_X45Y63.B1      net (fanout=2)        0.858   R_COUNT<20>
    SLICE_X45Y63.B       Tilo                  0.094   R_COUNT<21>
                                                       R_COUNT_cmp_eq000021
    SLICE_X46Y60.D2      net (fanout=1)        0.943   R_COUNT_cmp_eq000021
    SLICE_X46Y60.D       Tilo                  0.094   R_COUNT<0>
                                                       R_COUNT_cmp_eq0000183
    SLICE_X74Y58.CE      net (fanout=31)       1.800   R_COUNT_cmp_eq0000
    SLICE_X74Y58.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (0.867ns logic, 3.601ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_COUNT_12 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (1.329 - 1.280)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_COUNT_12 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.BQ      Tcko                  0.450   R_COUNT<14>
                                                       R_COUNT_12
    SLICE_X45Y61.A1      net (fanout=2)        0.868   R_COUNT<12>
    SLICE_X45Y61.A       Tilo                  0.094   R_COUNT<14>
                                                       R_COUNT_cmp_eq0000183_SW0
    SLICE_X46Y60.D1      net (fanout=1)        0.890   N5
    SLICE_X46Y60.D       Tilo                  0.094   R_COUNT<0>
                                                       R_COUNT_cmp_eq0000183
    SLICE_X74Y58.CE      net (fanout=31)       1.800   R_COUNT_cmp_eq0000
    SLICE_X74Y58.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (0.867ns logic, 3.558ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_COUNT_25 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.053ns (1.329 - 1.276)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_COUNT_25 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y63.CQ      Tcko                  0.450   R_COUNT<21>
                                                       R_COUNT_25
    SLICE_X45Y63.B3      net (fanout=2)        0.598   R_COUNT<25>
    SLICE_X45Y63.B       Tilo                  0.094   R_COUNT<21>
                                                       R_COUNT_cmp_eq000021
    SLICE_X46Y60.D2      net (fanout=1)        0.943   R_COUNT_cmp_eq000021
    SLICE_X46Y60.D       Tilo                  0.094   R_COUNT<0>
                                                       R_COUNT_cmp_eq0000183
    SLICE_X74Y58.CE      net (fanout=31)       1.800   R_COUNT_cmp_eq0000
    SLICE_X74Y58.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (0.867ns logic, 3.341ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.466|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1396 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   4.466ns{1}   (Maximum frequency: 223.914MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 11 21:22:06 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 560 MB



