-- VHDL for IBM SMS ALD page 13.70.01.1
-- Title: BUFFER CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/11/2020 10:51:37 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_70_01_1_BUFFER_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		MS_NOT_1401_CARD_OR_PRTR_MODE:	 in STD_LOGIC;
		MS_1401_PRINT_TRIGGER:	 out STD_LOGIC;
		MS_1401_SET_CD_PRINT_IN_PROC:	 out STD_LOGIC;
		PS_1401_PRINT_TRIGGER:	 out STD_LOGIC;
		MS_1401_READ_TRIGGER:	 out STD_LOGIC;
		PS_1401_READ_TRIGGER:	 out STD_LOGIC;
		MS_1401_I_O_RING_ADVANCE:	 out STD_LOGIC;
		PS_1401_I_O_RING_ADVANCE:	 out STD_LOGIC);
end ALD_13_70_01_1_BUFFER_CONTROLS;

architecture behavioral of ALD_13_70_01_1_BUFFER_CONTROLS is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_2A_F: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_1A_D: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_2D_F: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_1D_D: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_B: STD_LOGIC;
	signal OUT_5H_F: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_5A_E <= NOT(PS_1401_CARD_OR_PRINT_OP_CODE AND PS_LAST_INSN_RO_CYCLE AND PS_LOGIC_GATE_E_1 );
	OUT_4A_C <= NOT OUT_5A_E;

	SMS_DEY_2A: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET => OUT_4A_C,	-- Pin H
		GATEON => '1',	-- Pin K
		GATEOFF => OUT_1B_C,	-- Pin E
		ACRESET => OUT_DOT_4G,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_2,	-- Pin P
		OUTON => OUT_2A_F,
		OUTOFF => OUT_2A_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_1A_D <= NOT OUT_2A_F;
	OUT_1B_C <= NOT OUT_2A_B;

	SMS_DEY_2D: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_1B_C,	-- Pin K
		ACSET => OUT_DOT_4G,	-- Pin H
		GATEOFF => OUT_1A_D,	-- Pin E
		ACRESET => OUT_DOT_4G,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_2,	-- Pin P
		OUTON => OUT_2D_F,
		OUTOFF => OUT_2D_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_1D_D <= NOT OUT_2D_F;
	OUT_1E_C <= NOT OUT_2D_B;
	OUT_1F_C <= NOT OUT_DOT_4G;
	OUT_5G_B <= NOT MS_E_CH_STATUS_SAMPLE_B_DELAY;
	OUT_5H_F <= NOT MS_NOT_1401_CARD_OR_PRTR_MODE;
	OUT_DOT_4G <= OUT_5G_B OR OUT_5H_F;

	MS_1401_SET_CD_PRINT_IN_PROC <= OUT_5A_E;
	MS_1401_PRINT_TRIGGER <= OUT_1A_D;
	PS_1401_PRINT_TRIGGER <= OUT_1B_C;
	MS_1401_READ_TRIGGER <= OUT_1D_D;
	PS_1401_READ_TRIGGER <= OUT_1E_C;
	MS_1401_I_O_RING_ADVANCE <= OUT_1F_C;
	PS_1401_I_O_RING_ADVANCE <= OUT_DOT_4G;


end;
