{"vcs1":{"timestamp_begin":1745907685.629965977, "rt":0.67, "ut":0.16, "st":0.05}}
{"vcselab":{"timestamp_begin":1745907686.349093972, "rt":0.50, "ut":0.22, "st":0.02}}
{"link":{"timestamp_begin":1745907686.896733459, "rt":0.46, "ut":0.13, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745907685.395559869}
{"VCS_COMP_START_TIME": 1745907685.395559869}
{"VCS_COMP_END_TIME": 1745907687.449460571}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263972}}
{"vcselab": {"peak_mem": 140052}}
