
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.26

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.86 source latency core.CPU_src2_value_a3[18]$_DFF_P_/CLK ^
  -0.82 target latency core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK ^
   0.52 clock uncertainty
   0.00 CRPR
--------------
   0.55 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[5]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01    0.38 ^ clkbuf_4_8_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.28    0.66 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_CLK (net)
                  0.12    0.00    0.66 ^ clkbuf_leaf_97_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    0.83 ^ clkbuf_leaf_97_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_97_CLK (net)
                  0.06    0.00    0.83 ^ core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.34    1.17 ^ core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Xreg_value_a4[7][5] (net)
                  0.09    0.00    1.17 ^ _10504_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.05    0.07    1.25 v _10504_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _04596_ (net)
                  0.05    0.00    1.25 v _10508_/A (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.12    0.12    1.37 ^ _10508_/Y (sky130_fd_sc_hd__nand4_1)
                                         _04600_ (net)
                  0.12    0.00    1.37 ^ _10514_/B1 (sky130_fd_sc_hd__o22ai_4)
     1    0.03    0.09    0.13    1.50 v _10514_/Y (sky130_fd_sc_hd__o22ai_4)
                                         _04606_ (net)
                  0.09    0.00    1.50 v _10516_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.15    1.65 ^ _10516_/Y (sky130_fd_sc_hd__o21ai_0)
                                         core.CPU_src1_value_a2[5] (net)
                  0.06    0.00    1.65 ^ core.CPU_src1_value_a3[5]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01    0.38 ^ clkbuf_4_9_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.30    0.67 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_CLK (net)
                  0.14    0.00    0.68 ^ clkbuf_leaf_108_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.03    0.06    0.17    0.85 ^ clkbuf_leaf_108_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_108_CLK (net)
                  0.06    0.00    0.85 ^ core.CPU_src1_value_a3[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.83    1.68   clock uncertainty
                          0.00    1.68   clock reconvergence pessimism
                         -0.03    1.65   library hold time
                                  1.65   data required time
-----------------------------------------------------------------------------
                                  1.65   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01    0.38 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.67 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17    0.85 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.06    0.00    0.85 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.15    0.39    1.23 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.15    0.00    1.23 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.50    1.41    1.01    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.41    0.08    2.33 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.58    0.57    2.90 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.59    0.07    2.97 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.32    0.42    3.40 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.32    0.00    3.40 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.03    0.16    0.14    3.53 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.16    0.00    3.53 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.76    0.67    4.20 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.76    0.00    4.21 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.32    0.48    0.52    4.72 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.48    0.01    4.73 v _09007_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.21    0.35    5.08 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.21    0.00    5.08 ^ hold1669/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.09    0.61    5.69 ^ hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1784 (net)
                  0.09    0.00    5.69 ^ _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.05    5.74 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.07    0.00    5.74 v hold1670/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.57    6.30 v hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1785 (net)
                  0.06    0.00    6.30 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.30   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.17    0.00    0.00   10.35 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02   10.37 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35   10.72 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01   10.73 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29   11.02 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00   11.02 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17   11.20 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.06    0.00   11.20 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.68   clock uncertainty
                          0.00   10.68   clock reconvergence pessimism
                         -0.11   10.57   library setup time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -6.30   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01    0.38 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.67 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17    0.85 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.06    0.00    0.85 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.15    0.39    1.23 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.15    0.00    1.23 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.50    1.41    1.01    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.41    0.08    2.33 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.58    0.57    2.90 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.59    0.07    2.97 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.32    0.42    3.40 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.32    0.00    3.40 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.03    0.16    0.14    3.53 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.16    0.00    3.53 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.76    0.67    4.20 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.76    0.00    4.21 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.32    0.48    0.52    4.72 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.48    0.01    4.73 v _09007_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.21    0.35    5.08 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.21    0.00    5.08 ^ hold1669/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.09    0.61    5.69 ^ hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1784 (net)
                  0.09    0.00    5.69 ^ _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.05    5.74 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.07    0.00    5.74 v hold1670/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.57    6.30 v hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1785 (net)
                  0.06    0.00    6.30 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.30   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.17    0.00    0.00   10.35 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02   10.37 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35   10.72 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.01   10.73 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29   11.02 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00   11.02 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17   11.20 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.06    0.00   11.20 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.68   clock uncertainty
                          0.00   10.68   clock reconvergence pessimism
                         -0.11   10.57   library setup time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -6.30   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.06026168540120125

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0402

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.01635492593050003

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7763

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.37    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.85 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.85 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.39    1.23 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.01    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.66    2.90 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.49    3.40 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.14    3.53 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.67    4.20 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.52    4.72 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
   0.35    5.08 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
   0.61    5.69 ^ hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.05    5.74 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
   0.57    6.30 v hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    6.30 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           6.30   data arrival time

  10.35   10.35   clock clk (rise edge)
   0.00   10.35   clock source latency
   0.00   10.35 ^ pll/CLK (avsdpll)
   0.37   10.72 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   11.02 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   11.20 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   11.20 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.52   10.68   clock uncertainty
   0.00   10.68   clock reconvergence pessimism
  -0.11   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -6.30   data arrival time
---------------------------------------------------------
           4.26   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[5]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.37    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.66 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.83 ^ clkbuf_leaf_97_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.83 ^ core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    1.17 ^ core.CPU_Xreg_value_a4[7][5]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    1.25 v _10504_/Y (sky130_fd_sc_hd__a21oi_1)
   0.12    1.37 ^ _10508_/Y (sky130_fd_sc_hd__nand4_1)
   0.13    1.50 v _10514_/Y (sky130_fd_sc_hd__o22ai_4)
   0.15    1.65 ^ _10516_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.65 ^ core.CPU_src1_value_a3[5]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.65   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.37    0.37 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.67 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.85 ^ clkbuf_leaf_108_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.85 ^ core.CPU_src1_value_a3[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.83    1.68   clock uncertainty
   0.00    1.68   clock reconvergence pessimism
  -0.03    1.65   library hold time
           1.65   data required time
---------------------------------------------------------
           1.65   data required time
          -1.65   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
6.3033

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.2642

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
67.650278

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.39e-03   7.70e-04   1.04e-08   6.16e-03  36.9%
Combinational          1.87e-03   3.72e-03   2.27e-08   5.60e-03  33.5%
Clock                  2.80e-03   2.15e-03   2.18e-09   4.96e-03  29.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-02   6.65e-03   3.52e-08   1.67e-02 100.0%
                          60.2%      39.8%       0.0%
