Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 16 23:01:37 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   orion/t80inst/u0/Regs/Mram_RegsH11_RAMD_D1_O
   orion/t80inst/u0/Regs/Mram_RegsL11_RAMD_D1_O


