============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:01:05 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin out_q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     571            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     571            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     459                  
      Launch Clock:-       0                  
         Data Path:-     456                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[1]/Q                        -       CK->Q  R     DFFRX1LVT         3  4.7    26    48      48    (-,-) 
  g1588__6260/Y                         -       A->Y   F     NAND2X1LVT        2  3.8    34    24      73    (-,-) 
  g1550__2398/Y                         -       B->Y   R     NOR2X2LVT         7 11.1    56    36     109    (-,-) 
  sub_103_37_Y_add_102_37_g602/Y        -       A->Y   F     INVX1LVT         13 18.4    87    54     163    (-,-) 
  sub_103_37_Y_add_102_37_g517__2398/Y  -       A0->Y  R     OAI222X1LVT       1  2.5    58    39     202    (-,-) 
  sub_103_37_Y_add_102_37_g514__7410/CO -       CI->CO R     ADDFX1LVT         3  4.7    27    39     242    (-,-) 
  sub_103_37_Y_add_102_37_g512__2346/Y  -       A2->Y  F     AOI31X1LVT        4  5.9    76    50     291    (-,-) 
  sub_103_37_Y_add_102_37_g510__9945/Y  -       B->Y   F     OR2X1LVT          2  3.0    16    31     322    (-,-) 
  sub_103_37_Y_add_102_37_g504__1881/Y  -       A1->Y  F     OA21X1LVT         5  7.1    33    37     360    (-,-) 
  sub_103_37_Y_add_102_37_g503/Y        -       A->Y   R     INVX1LVT          4  6.3    36    25     384    (-,-) 
  sub_103_37_Y_add_102_37_g496__1617/Y  -       B1->Y  F     AOI221X1LVT       1  2.2    40    24     409    (-,-) 
  sub_103_37_Y_add_102_37_g484__1666/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    27     436    (-,-) 
  g3233__5122/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    22    21     456    (-,-) 
  out_q_reg[14]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     456    (-,-) 
#------------------------------------------------------------------------------------------------------------------

