Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 16 01:34:41 2023
| Host         : LAPTOP-LC3M2DQ5 running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xczu2cgsfvc784-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 16914 |     0 |     47232 | 35.81 |
|   LUT as Logic             | 16674 |     0 |     47232 | 35.30 |
|   LUT as Memory            |   240 |     0 |     28800 |  0.83 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   240 |     0 |           |       |
| CLB Registers              | 47002 |     0 |     94464 | 49.76 |
|   Register as Flip Flop    | 47002 |     0 |     94464 | 49.76 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |    71 |     0 |      8820 |  0.80 |
| F7 Muxes                   |  6144 |     0 |     35280 | 17.41 |
| F8 Muxes                   |  3056 |     0 |     17640 | 17.32 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 66    |          Yes |         Set |            - |
| 46936 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |       300 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |       240 |  0.42 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   13 |     0 |       252 |  5.16 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 46936 |            Register |
| LUT6     | 15203 |                 CLB |
| MUXF7    |  6144 |                 CLB |
| MUXF8    |  3056 |                 CLB |
| LUT4     |   607 |                 CLB |
| LUT5     |   552 |                 CLB |
| LUT3     |   445 |                 CLB |
| LUT2     |   244 |                 CLB |
| SRLC32E  |   240 |                 CLB |
| CARRY8   |    71 |                 CLB |
| FDSE     |    66 |            Register |
| LUT1     |    36 |                 CLB |
| INBUF    |    12 |                 I/O |
| IBUFCTRL |    12 |              Others |
| OBUFT    |    11 |                 I/O |
| OBUF     |     1 |                 I/O |
| DSP48E2  |     1 |          Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_1                    |    1 |
| design_1_xbar_0                    |    1 |
| design_1_v_rgb2ycrcb_0_0           |    1 |
| design_1_v_gamma_lut_0_0           |    1 |
| design_1_v_demosaic_0_0            |    1 |
| design_1_proc_sys_reset_150M_0     |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0  |    1 |
| design_1_axis_subset_converter_0_1 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axis_broadcaster_1_0      |    1 |
| design_1_axis_broadcaster_0_0      |    1 |
| design_1_axi_vdma_2_0              |    1 |
| design_1_axi_vdma_0_1              |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_us_2                 |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_GaussBlur_0_0             |    1 |
| design_1_De_Resolution_0_0         |    1 |
| BRAM_8x8192                        |    1 |
| BRAM_10x65535                      |    1 |
+------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


