<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="tconcept"/>
<meta name="DC.Title" content="APB Debug Access option"/>
<meta name="abstract" content="Configure APB access to the Access Port module of the processor"/>
<meta name="description" content="Configure APB access to the Access Port module of the processor"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.debugEnabled.html"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.ocd.html"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.breakInBreakOut.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="opt-debugAPB"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<link rel="stylesheet" type="text/css" href="../../cadence.css"/>
<title>APB Debug Access option</title>
</head>
<body id="opt-debugAPB">


    <h1 class="title topictitle1">APB Debug Access option</h1>

    
    <div class="body conbody"><p class="shortdesc">Configure APB access to the Access Port module of the processor</p>

        <dl class="dl">
            
                <dt class="dt dlterm">APB Debug Access option</dt>

                <dd class="dd"><span class="ph">Selected</span></dd>

            
        </dl>

        <p class="p">The Enable APB Debug Access option adds an APB slave interface as specified by the AMBA 3
            Advanced Peripheral Bus (APB) protocol. In addition to JTAG, the APB slave interface can
            be used to access debug functionality, for instance to read and write OCD registers,
            TRAX control, and Performance Counter registers. The APB slave interface operates on its
            own clock (PBCLK) which is asynchronous with respect to the CLK signal of the processor
            core and OCD.</p>

        <p class="p">With this option, Xtensa becomes a CoreSight-compatible component as viewed/accessed
            through the APB. The CoreSight registers and functionality are as described in the <span class="ph"><em class="ph i">Xtensa Debug Guide</em></span></p>

        
    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="../../config/options/opt.debugEnabled.html">Debug option</a></div>
<div class="previouslink"><strong>Previous topic:</strong> <a class="link" href="../../config/options/opt.ocd.html" title="On-chip debug module with JTAG compatible interface">On-Chip Debug option</a></div>
<div class="nextlink"><strong>Next topic:</strong> <a class="link" href="../../config/options/opt.breakInBreakOut.html" title="Add external debug interrupt at debug level (break-in/break-out)">Break-in Break-out option</a></div>
</div>
</div>

</body>
</html>