                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divuint
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __divuint_PARM_2
                             23 	.globl __divuint
                             24 ;--------------------------------------------------------
                             25 ; ram data
                             26 ;--------------------------------------------------------
                             27 	.area DSEG    (PAG)
                             28 ;--------------------------------------------------------
                             29 ; overlayable items in ram
                             30 ;--------------------------------------------------------
                             31 	.area	OSEG    (PAG, OVR)
   0000                      32 __divuint_sloc0_1_0:
   0000                      33 	.ds 1
                             34 ;--------------------------------------------------------
                             35 ; absolute ram data
                             36 ;--------------------------------------------------------
                             37 	.area IABS    (ABS)
                             38 	.area IABS    (ABS)
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; initialized external ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 __divuint_PARM_2:
   0000                      52 	.ds 2
   0002                      53 __divuint_x_65536_1:
   0002                      54 	.ds 2
   0004                      55 __divuint_c_65536_2:
   0004                      56 	.ds 1
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME    (CODE)
                             61 	.area GSINIT  (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT  (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME    (CODE)
                             68 	.area HOME    (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG    (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divuint'
                             75 ;------------------------------------------------------------
                             76 ;y                         Allocated with name '__divuint_PARM_2'
                             77 ;x                         Allocated with name '__divuint_x_65536_1'
                             78 ;reste                     Allocated to registers a x 
                             79 ;count                     Allocated to registers 
                             80 ;c                         Allocated with name '__divuint_c_65536_2'
                             81 ;sloc0                     Allocated with name '__divuint_sloc0_1_0'
                             82 ;------------------------------------------------------------
                             83 ;../_divuint.c:161: _divuint (unsigned int x, unsigned int y) __SDCC_NONBANKED
                             84 ;	-----------------------------------------
                             85 ;	 function _divuint
                             86 ;	-----------------------------------------
                             87 ;	Register assignment is optimal.
                             88 ;	Stack space usage: 0 bytes.
   0000                      89 __divuint:
   0000 C7r00r03      [ 4]   90 	sta	(__divuint_x_65536_1 + 1)
   0003 CFr00r02      [ 4]   91 	stx	__divuint_x_65536_1
                             92 ;../_divuint.c:163: unsigned int reste = 0;
   0006 5F            [ 1]   93 	clrx
   0007 9F            [ 1]   94 	txa
                             95 ;../_divuint.c:167: do
   0008 6E 10*00      [ 4]   96 	mov	#0x10,*__divuint_sloc0_1_0
   000B                      97 00105$:
                             98 ;../_divuint.c:170: c = MSB_SET(x);
   000B 87            [ 2]   99 	psha
   000C C6r00r02      [ 4]  100 	lda	__divuint_x_65536_1
   000F 49            [ 1]  101 	rola
   0010 4F            [ 1]  102 	clra
   0011 49            [ 1]  103 	rola
   0012 C7r00r04      [ 4]  104 	sta	__divuint_c_65536_2
   0015 86            [ 2]  105 	pula
                            106 ;../_divuint.c:171: x <<= 1;
   0016 87            [ 2]  107 	psha
   0017 89            [ 2]  108 	pshx
   0018 C6r00r03      [ 4]  109 	lda	(__divuint_x_65536_1 + 1)
   001B CEr00r02      [ 4]  110 	ldx	__divuint_x_65536_1
   001E 48            [ 1]  111 	lsla
   001F 59            [ 1]  112 	rolx
   0020 C7r00r03      [ 4]  113 	sta	(__divuint_x_65536_1 + 1)
   0023 CFr00r02      [ 4]  114 	stx	__divuint_x_65536_1
   0026 88            [ 2]  115 	pulx
   0027 86            [ 2]  116 	pula
                            117 ;../_divuint.c:172: reste <<= 1;
   0028 48            [ 1]  118 	lsla
   0029 59            [ 1]  119 	rolx
                            120 ;../_divuint.c:173: if (c)
   002A 87            [ 2]  121 	psha
   002B C6r00r04      [ 4]  122 	lda	__divuint_c_65536_2
   002E 86            [ 2]  123 	pula
   002F 27 04         [ 3]  124 	beq	00102$
                            125 ;../_divuint.c:174: reste |= 1;
   0031 AA 01         [ 2]  126 	ora	#0x01
   0033 87            [ 2]  127 	psha
   0034 86            [ 2]  128 	pula
   0035                     129 00102$:
                            130 ;../_divuint.c:176: if (reste >= y)
   0035 87            [ 2]  131 	psha
   0036 C0r00r01      [ 4]  132 	sub	(__divuint_PARM_2 + 1)
   0039 9F            [ 1]  133 	txa
   003A C2r00r00      [ 4]  134 	sbc	__divuint_PARM_2
   003D 86            [ 2]  135 	pula
   003E 25 12         [ 3]  136 	bcs	00106$
                            137 ;../_divuint.c:178: reste -= y;
   0040 C0r00r01      [ 4]  138 	sub	(__divuint_PARM_2 + 1)
   0043 87            [ 2]  139 	psha
   0044 9F            [ 1]  140 	txa
   0045 C2r00r00      [ 4]  141 	sbc	__divuint_PARM_2
   0048 97            [ 1]  142 	tax
                            143 ;../_divuint.c:180: x |= 1;
   0049 C6r00r03      [ 4]  144 	lda	(__divuint_x_65536_1 + 1)
   004C AA 01         [ 2]  145 	ora	#0x01
   004E C7r00r03      [ 4]  146 	sta	(__divuint_x_65536_1 + 1)
   0051 86            [ 2]  147 	pula
   0052                     148 00106$:
                            149 ;../_divuint.c:183: while (--count);
   0052 3A*00         [ 4]  150 	dec	*__divuint_sloc0_1_0
   0054 3D*00         [ 3]  151 	tst	*__divuint_sloc0_1_0
   0056 26 B3         [ 3]  152 	bne	00105$
                            153 ;../_divuint.c:184: return x;
   0058 CEr00r02      [ 4]  154 	ldx	__divuint_x_65536_1
   005B C6r00r03      [ 4]  155 	lda	(__divuint_x_65536_1 + 1)
                            156 ;../_divuint.c:185: }
   005E 81            [ 4]  157 	rts
                            158 	.area CSEG    (CODE)
                            159 	.area CONST   (CODE)
                            160 	.area XINIT   (CODE)
                            161 	.area CABS    (ABS,CODE)
