read -sv run_verilog_mid/adder_32b_18_57_c1c4bc0fbdaf07254652eb278f6ed652.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_57_c1c4bc0fbdaf07254652eb278f6ed652_yosys.v
