Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun  1 21:13:26 2024
| Host         : LAPTOP-875KIHE8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SRAM_timing_summary_routed.rpt -pb SRAM_timing_summary_routed.pb -rpx SRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : SRAM
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     121         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (33)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: is_we_btn (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: sys_clk_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bounce1/current_state_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bounce1/sig_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FreqDiv1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FreqDiv2/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  296          inf        0.000                      0                  296           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.011ns (46.966%)  route 4.529ns (53.034%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          4.529     4.985    sram_data_IOBUF[15]_inst/T
    T10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.555     8.540 r  sram_data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.540    sram_data[15]
    T10                                                               r  sram_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.332ns (51.254%)  route 4.120ns (48.746%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          2.154     2.610    Bounce1/sram_data_TRI[0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.146     2.756 r  Bounce1/sram_addr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.966     4.722    sram_addr_OBUF[9]
    N14                  OBUF (Prop_obuf_I_O)         3.730     8.453 r  sram_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.453    sram_addr[9]
    N14                                                               r  sram_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.017ns (47.789%)  route 4.389ns (52.211%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          4.389     4.845    sram_data_IOBUF[14]_inst/T
    T9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.561     8.406 r  sram_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.406    sram_data[14]
    T9                                                                r  sram_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.126ns (49.340%)  route 4.236ns (50.660%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          2.154     2.610    Bounce1/sram_data_TRI[0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.124     2.734 r  Bounce1/sram_addr_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.082     4.816    sram_addr_OBUF[10]
    T18                  OBUF (Prop_obuf_I_O)         3.546     8.362 r  sram_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.362    sram_addr[10]
    T18                                                               r  sram_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 4.006ns (48.586%)  route 4.239ns (51.414%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          4.239     4.695    sram_data_IOBUF[13]_inst/T
    U13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550     8.245 r  sram_data_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.245    sram_data[13]
    U13                                                               r  sram_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram_data[13]
                            (input port)
  Destination:            Disp1/seg_data_1_pin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 2.470ns (30.356%)  route 5.666ns (69.644%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  sram_data[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sram_data_IOBUF[13]_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sram_data_IOBUF[13]_inst/IBUF/O
                         net (fo=7, routed)           2.014     3.493    Disp1/sram_data_IBUF[13]
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.645 r  Disp1/seg_data_1_pin[5]_i_8/O
                         net (fo=6, routed)           0.853     4.498    Disp1/seg_data_1_pin[5]_i_8_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.360     4.858 r  Disp1/seg_data_1_pin[4]_i_4/O
                         net (fo=1, routed)           0.441     5.299    Disp1/code[4]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.326     5.625 r  Disp1/seg_data_1_pin[4]_i_2/O
                         net (fo=1, routed)           2.359     7.984    Bounce1/seg_data_1_pin_reg[4]
    SLICE_X28Y38         LUT2 (Prop_lut2_I1_O)        0.152     8.136 r  Bounce1/seg_data_1_pin[4]_i_1/O
                         net (fo=1, routed)           0.000     8.136    Disp1/D[1]
    SLICE_X28Y38         FDRE                                         r  Disp1/seg_data_1_pin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp1/seg_data_1_pin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 4.136ns (50.953%)  route 3.981ns (49.047%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  Disp1/seg_data_1_pin_reg[1]/C
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Disp1/seg_data_1_pin_reg[1]/Q
                         net (fo=1, routed)           3.981     4.400    seg_data_1_pin_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.717     8.117 r  seg_data_1_pin_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.117    seg_data_1_pin[1]
    E3                                                                r  seg_data_1_pin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sram_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.007ns (49.493%)  route 4.089ns (50.507%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  Bounce1/sig_out_reg/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Bounce1/sig_out_reg/Q
                         net (fo=53, routed)          4.089     4.545    sram_data_IOBUF[12]_inst/T
    T13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551     8.096 r  sram_data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.096    sram_data[12]
    T13                                                               r  sram_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp1/seg_data_1_pin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.002ns (50.063%)  route 3.992ns (49.937%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  Disp1/seg_data_1_pin_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Disp1/seg_data_1_pin_reg[0]/Q
                         net (fo=1, routed)           3.992     4.448    seg_data_1_pin_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.546     7.995 r  seg_data_1_pin_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.995    seg_data_1_pin[0]
    D4                                                                r  seg_data_1_pin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp1/seg_data_1_pin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 3.999ns (50.073%)  route 3.988ns (49.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  Disp1/seg_data_1_pin_reg[2]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Disp1/seg_data_1_pin_reg[2]/Q
                         net (fo=1, routed)           3.988     4.444    seg_data_1_pin_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         3.543     7.987 r  seg_data_1_pin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.987    seg_data_1_pin[2]
    D3                                                                r  seg_data_1_pin[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.916%)  route 0.110ns (35.084%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X4Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=6, routed)           0.110     0.268    next_state[0]
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  flag_i_1/O
                         net (fo=1, routed)           0.000     0.313    flag_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bounce1/next_state_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            Bounce1/current_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.158ns (49.850%)  route 0.159ns (50.150%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          LDCE                         0.000     0.000 r  Bounce1/next_state_reg/L7/G
    SLICE_X0Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Bounce1/next_state_reg/L7/Q
                         net (fo=2, routed)           0.159     0.317    Bounce1/next_state
    SLICE_X0Y24          FDRE                                         r  Bounce1/current_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp1/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Disp1/seg_data_1_pin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.039%)  route 0.134ns (41.961%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE                         0.000     0.000 r  Disp1/FSM_sequential_current_state_reg[0]/C
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Disp1/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.134     0.275    Disp1/current_state[0]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Disp1/seg_data_1_pin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    Disp1/seg_data_1_pin[0]_i_1_n_0
    SLICE_X28Y37         FDRE                                         r  Disp1/seg_data_1_pin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp1/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Disp1/seg_data_1_pin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.429%)  route 0.134ns (41.571%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE                         0.000     0.000 r  Disp1/FSM_sequential_current_state_reg[0]/C
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Disp1/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.134     0.275    Disp1/current_state[0]
    SLICE_X28Y37         LUT3 (Prop_lut3_I0_O)        0.048     0.323 r  Disp1/seg_data_1_pin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    Disp1/seg_data_1_pin[3]_i_1_n_0
    SLICE_X28Y37         FDRE                                         r  Disp1/seg_data_1_pin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE                         0.000     0.000 r  FreqDiv1/count_reg[0]/C
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FreqDiv1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    FreqDiv1/count[0]
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  FreqDiv1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    FreqDiv1/p_1_in[0]
    SLICE_X15Y30         FDRE                                         r  FreqDiv1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv2/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv2/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE                         0.000     0.000 r  FreqDiv2/clk_out_reg/C
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FreqDiv2/clk_out_reg/Q
                         net (fo=3, routed)           0.168     0.309    FreqDiv2/clk_bounce
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  FreqDiv2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    FreqDiv2/clk_out_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  FreqDiv2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv2/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv2/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  FreqDiv2/count_reg[8]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FreqDiv2/count_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    FreqDiv2/count_reg_n_0_[8]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  FreqDiv2/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.366    FreqDiv2/count0_carry__0_n_4
    SLICE_X7Y20          FDRE                                         r  FreqDiv2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv2/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv2/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  FreqDiv2/count_reg[20]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FreqDiv2/count_reg[20]/Q
                         net (fo=2, routed)           0.118     0.259    FreqDiv2/count_reg_n_0_[20]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  FreqDiv2/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.367    FreqDiv2/count0_carry__3_n_4
    SLICE_X7Y23          FDRE                                         r  FreqDiv2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv2/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv2/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  FreqDiv2/count_reg[12]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FreqDiv2/count_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    FreqDiv2/count_reg_n_0_[12]
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  FreqDiv2/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    FreqDiv2/count0_carry__1_n_4
    SLICE_X7Y21          FDRE                                         r  FreqDiv2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FreqDiv2/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FreqDiv2/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  FreqDiv2/count_reg[4]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FreqDiv2/count_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    FreqDiv2/count_reg_n_0_[4]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  FreqDiv2/count0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    FreqDiv2/count0_carry_n_4
    SLICE_X7Y19          FDRE                                         r  FreqDiv2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





