ErythrinaCore: A Dual-Issued Out-of-Order Machine
=======================

Contents at a glance:

* `playground/src/`: Chisel RTL designs.
* `emulator`: Simulation environment.

## Command

To generate Verilog:
```bash
make verilog
```

To generate runnable executive file:
```bash
make verilate
```

To run the simulation:
```bash
make sim
```

To view the generated wavefile:
```bash
make wave
```

More details are on the way ...