EE5341: Level-3 MOSFET Modeling Project

This repository contains the Level-3 MOSFET modeling project for EE5341. The project implements NMOS, PMOS, and a CMOS inverter using Verilog-A and analyzes the effect of channel-length modulation (Î») on device and circuit behavior.

ğŸ”¹ Features

Generic Level-3 MOSFET Verilog-A module for NMOS and PMOS

Simulation of output characteristics (ID vs VDS) and transfer characteristics (ID vs VGS)

CMOS inverter analysis with input-output voltage characteristics

Sweep of channel-length modulation Î» values: 0, 0.01, 0.1 Vâ»Â¹

Demonstrates body effect and short-channel effects

ğŸ“‚ Repository Structure
.
â”œâ”€â”€ VerilogA/
â”‚   â”œâ”€â”€ level3_mosfet.va      # NMOS/PMOS Level-3 model
â”‚   â””â”€â”€ cmos_inverter.va      # CMOS inverter example
â”œâ”€â”€ Schematics/
â”‚   â”œâ”€â”€ nmos_circuit.png      
â”‚   â”œâ”€â”€ pmos_circuit.png      
â”‚   â””â”€â”€ cmos_inverter.png     
â”œâ”€â”€ Plots/
â”‚   â”œâ”€â”€ nmos_id_vds.png       
â”‚   â”œâ”€â”€ nmos_id_vgs.png       
â”‚   â”œâ”€â”€ pmos_id_vds.png       
â”‚   â”œâ”€â”€ pmos_id_vgs.png       
â”‚   â””â”€â”€ cmos_vtc.png          
â”œâ”€â”€ Report.pdf                
â””â”€â”€ README.md                 

âš¡ How to Run

Open Cadence Virtuoso (or compatible Verilog-A simulator).

Instantiate the NMOS/PMOS module with desired parameters:

level3_mosfet n1(drain, gate, source, bulk);
defparam n1.TYPE = "NMOS";
defparam n1.W = 5e-6;
defparam n1.L = 0.2e-6;
defparam n1.VTO = 0.4;
defparam n1.KP = 5e-4;
defparam n1.LAMBDA = 0.1;


Sweep VDS for output characteristics or VGS for transfer characteristics.

For CMOS inverter, instantiate one NMOS and one PMOS and sweep the input voltage:

level3_mosfet nmos(d, vin, gnd, gnd);
level3_mosfet pmos(d, vin, vdd, vdd);


Export plots for ID vs VDS, ID vs VGS, and Vout vs Vin.

ğŸ“ˆ Key Observations

Increasing Î» increases drain current in saturation (finite output resistance).

CMOS inverter gain decreases slightly with higher Î», slightly affecting switching sharpness.

Level-3 MOSFET model captures body effect, channel-length modulation, and realistic saturation behavior.

ğŸ¬ Demo

Here is a visual example of the CMOS inverter simulation:

ID vs VDS and ID vs VGS plots are in the Plots/ folder.

ğŸ›  Technologies Used

Verilog-A for device modeling

Cadence Virtuoso / Spectre for simulation

MATLAB / Python for plotting (optional)

LaTeX / Overleaf for project report

ğŸ“ Author

Ritesh Jha
EE5341: MOS Device Modeling â€“ Project Assignment
Indian Institute of Technology Madras
