// Seed: 2601305099
module module_0;
  assign id_1 = 1;
  always
    if (id_3)
      @(-1)
        @(*)
          if (id_3) begin : LABEL_0
            @(posedge id_3 !== id_3) id_2 <= !-1;
            id_1 = id_3;
          end else @(1) disable id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[-1'b0 : 1] = id_2;
  parameter id_7 = id_3;
  localparam id_8 = -1, id_9 = 1'b0, id_10 = 1;
  wand id_11 = -1'h0;
  tri0 id_12 = 1 == -1'd0 - -1'b0 > -1;
  localparam id_13 = this;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
  wire id_16, id_17;
  wire id_18;
endmodule
