{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568048863083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568048863103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 11:07:42 2019 " "Processing started: Mon Sep 09 11:07:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568048863103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048863103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048863103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568048864607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568048864607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testXor " "Found entity 1: testXor" {  } { { "testXor.sv" "" { Text "D:/Escritorio/ALU/testXor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testshiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file testshiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testShiftRight " "Found entity 1: testShiftRight" {  } { { "testShiftRight.sv" "" { Text "D:/Escritorio/ALU/testShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testshiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file testshiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testShiftLeft " "Found entity 1: testShiftLeft" {  } { { "testShiftLeft.sv" "" { Text "D:/Escritorio/ALU/testShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testAdder " "Found entity 1: testAdder" {  } { { "testAdder.sv" "" { Text "D:/Escritorio/ALU/testAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n shiftLeft.sv(1) " "Verilog HDL Declaration information at shiftLeft.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "shiftLeft.sv" "" { Text "D:/Escritorio/ALU/shiftLeft.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568048889064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.sv" "" { Text "D:/Escritorio/ALU/shiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n sheftRight.sv(1) " "Verilog HDL Declaration information at sheftRight.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "sheftRight.sv" "" { Text "D:/Escritorio/ALU/sheftRight.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568048889070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sheftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file sheftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sheftRight " "Found entity 1: sheftRight" {  } { { "sheftRight.sv" "" { Text "D:/Escritorio/ALU/sheftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.sv" "" { Text "D:/Escritorio/ALU/rotator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.sv" "" { Text "D:/Escritorio/ALU/registro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "D:/Escritorio/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxoperaciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxoperaciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxOperaciones " "Found entity 1: MuxOperaciones" {  } { { "MuxOperaciones.sv" "" { Text "D:/Escritorio/ALU/MuxOperaciones.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.sv" "" { Text "D:/Escritorio/ALU/multiplex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general.sv 1 1 " "Found 1 design units, including 1 entities, in source file general.sv" { { "Info" "ISGN_ENTITY_NAME" "1 general " "Found entity 1: general" {  } { { "general.sv" "" { Text "D:/Escritorio/ALU/general.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "D:/Escritorio/ALU/substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "D:/Escritorio/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.sv" "" { Text "D:/Escritorio/ALU/multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "D:/Escritorio/ALU/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "D:/Escritorio/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/Escritorio/ALU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlogico.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxlogico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLogico " "Found entity 1: MuxLogico" {  } { { "MuxLogico.sv" "" { Text "D:/Escritorio/ALU/MuxLogico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxaritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAritmetico " "Found entity 1: MuxAritmetico" {  } { { "MuxAritmetico.sv" "" { Text "D:/Escritorio/ALU/MuxAritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "testALU.sv" "" { Text "D:/Escritorio/ALU/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file andtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andTest " "Found entity 1: andTest" {  } { { "andTest.sv" "" { Text "D:/Escritorio/ALU/andTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testlogico.sv 1 1 " "Found 1 design units, including 1 entities, in source file testlogico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testLogico " "Found entity 1: testLogico" {  } { { "testLogico.sv" "" { Text "D:/Escritorio/ALU/testLogico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.sv" "" { Text "D:/Escritorio/ALU/Decodificador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testDecoder " "Found entity 1: testDecoder" {  } { { "testDecoder.sv" "" { Text "D:/Escritorio/ALU/testDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_right_arit.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_right_arit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_right_arit " "Found entity 1: N_right_arit" {  } { { "N_right_arit.sv" "" { Text "D:/Escritorio/ALU/N_right_arit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nright_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file nright_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nright_test " "Found entity 1: nright_test" {  } { { "nright_test.sv" "" { Text "D:/Escritorio/ALU/nright_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_test " "Found entity 1: TIME_test" {  } { { "TIME_test.sv" "" { Text "D:/Escritorio/ALU/TIME_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregistro.sv 1 1 " "Found 1 design units, including 1 entities, in source file testregistro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testRegistro " "Found entity 1: testRegistro" {  } { { "testRegistro.sv" "" { Text "D:/Escritorio/ALU/testRegistro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568048889241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048889241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MuxOperaciones " "Elaborating entity \"MuxOperaciones\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568048889388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLogico MuxLogico:ML " "Elaborating entity \"MuxLogico\" for hierarchy \"MuxLogico:ML\"" {  } { { "MuxOperaciones.sv" "ML" { Text "D:/Escritorio/ALU/MuxOperaciones.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate MuxLogico:ML\|and_gate:AG " "Elaborating entity \"and_gate\" for hierarchy \"MuxLogico:ML\|and_gate:AG\"" {  } { { "MuxLogico.sv" "AG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate MuxLogico:ML\|or_gate:OG " "Elaborating entity \"or_gate\" for hierarchy \"MuxLogico:ML\|or_gate:OG\"" {  } { { "MuxLogico.sv" "OG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate MuxLogico:ML\|xor_gate:XG " "Elaborating entity \"xor_gate\" for hierarchy \"MuxLogico:ML\|xor_gate:XG\"" {  } { { "MuxLogico.sv" "XG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sheftRight MuxLogico:ML\|sheftRight:RG " "Elaborating entity \"sheftRight\" for hierarchy \"MuxLogico:ML\|sheftRight:RG\"" {  } { { "MuxLogico.sv" "RG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft MuxLogico:ML\|shiftLeft:IG " "Elaborating entity \"shiftLeft\" for hierarchy \"MuxLogico:ML\|shiftLeft:IG\"" {  } { { "MuxLogico.sv" "IG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator MuxLogico:ML\|rotator:CG " "Elaborating entity \"rotator\" for hierarchy \"MuxLogico:ML\|rotator:CG\"" {  } { { "MuxLogico.sv" "CG" { Text "D:/Escritorio/ALU/MuxLogico.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 rotator.sv(5) " "Verilog HDL assignment warning at rotator.sv(5): truncated value with size 4 to match size of target (3)" {  } { { "rotator.sv" "" { Text "D:/Escritorio/ALU/rotator.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568048889419 "|testALU|MuxOperaciones:ALU|MuxLogico:ML|rotator:CG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAritmetico MuxAritmetico:MA " "Elaborating entity \"MuxAritmetico\" for hierarchy \"MuxAritmetico:MA\"" {  } { { "MuxOperaciones.sv" "MA" { Text "D:/Escritorio/ALU/MuxOperaciones.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder MuxAritmetico:MA\|adder:AD " "Elaborating entity \"adder\" for hierarchy \"MuxAritmetico:MA\|adder:AD\"" {  } { { "MuxAritmetico.sv" "AD" { Text "D:/Escritorio/ALU/MuxAritmetico.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor MuxAritmetico:MA\|substractor:SB " "Elaborating entity \"substractor\" for hierarchy \"MuxAritmetico:MA\|substractor:SB\"" {  } { { "MuxAritmetico.sv" "SB" { Text "D:/Escritorio/ALU/MuxAritmetico.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_right_arit MuxAritmetico:MA\|N_right_arit:AR " "Elaborating entity \"N_right_arit\" for hierarchy \"MuxAritmetico:MA\|N_right_arit:AR\"" {  } { { "MuxAritmetico.sv" "AR" { Text "D:/Escritorio/ALU/MuxAritmetico.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889435 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "N_right_arit.sv(4) " "Verilog HDL warning at N_right_arit.sv(4): converting signed shift amount to unsigned" {  } { { "N_right_arit.sv" "" { Text "D:/Escritorio/ALU/N_right_arit.sv" 4 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1568048889437 "|MuxOperaciones|MuxAritmetico:MA|N_right_arit:AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:decoResult " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:decoResult\"" {  } { { "MuxOperaciones.sv" "decoResult" { Text "D:/Escritorio/ALU/MuxOperaciones.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048889443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568048890917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Escritorio/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file D:/Escritorio/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048891357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568048891628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568048891628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568048891783 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568048891783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568048891783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568048891783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568048891874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 11:08:11 2019 " "Processing ended: Mon Sep 09 11:08:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568048891874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568048891874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568048891874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568048891874 ""}
