INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sources_1/imports/new/pkg_instrmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sources_1/new/program_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_memory'
