// Seed: 1603175389
module module_2 (
    access,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  tri1 id_9 = 1'd0;
  integer module_0;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 'b0;
  assign id_1 = 1 - id_1;
  reg  id_7;
  wire id_8;
  initial begin
    if (1) id_4 <= 0;
    else id_5 <= 1'b0;
    id_7 <= 1;
  end
  wire id_9;
  module_0(
      id_1, id_9, id_2, id_9, id_9, id_9, id_8
  );
endmodule
