Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 20 06:39:32 2023
| Host         : LAPTOP-LI4F42H7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd_top_control_sets_placed.rpt
| Design       : lcd_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|      9 |            1 |
|     11 |            4 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           16 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+---------------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+---------------------------------------+------------------+----------------+
|  lcd_clk_OBUF_BUFG | u_lcd_driver/r_lcd_hs_i_1_n_0 | u_lcd_driver/SSR                      |                1 |              1 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/r_lcd_vs_i_1_n_0 | u_lcd_driver/SSR                      |                1 |              1 |
|  sys_clk_IBUF_BUFG |                               | u_lcd_driver/SSR                      |                2 |              5 |
|  lcd_clk_OBUF_BUFG | sys_rst_IBUF                  |                                       |                4 |              9 |
|  lcd_clk_OBUF_BUFG |                               | u_lcd_driver/cnt_row[10]_i_1_n_0      |                4 |             11 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/cnt_row0         | u_lcd_driver/cnt_line[10]_i_1_n_0     |                4 |             11 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/data_req         | u_lcd_driver/r_pixel_line[10]_i_1_n_0 |                4 |             11 |
|  sys_clk_IBUF_BUFG | u_rd_id/rd_flag_i_1_n_0       | u_lcd_driver/SSR                      |                3 |             11 |
|  lcd_clk_OBUF_BUFG |                               | u_lcd_driver/SSR                      |               10 |             15 |
+--------------------+-------------------------------+---------------------------------------+------------------+----------------+


