<DOC>
<DOCNO>
EP-0003744
</DOCNO>
<TEXT>
<DATE>
19790905
</DATE>
<IPC-CLASSIFICATIONS>
<main>H04Q-3/54</main> H04Q-3/545 G06F-13/00 G06F-12/06 
</IPC-CLASSIFICATIONS>
<TITLE>
central memory composed of differing types of memories.
</TITLE>
<APPLICANT>
telefonbau & normalzeit gmbhde   <sep>telefonbau und normalzeit gmbh<sep>telefonbau und normalzeit gmbhmainzer landstrasse 128-146 postfach 4432d-6000 frankfurt (main)de<sep>telefonbau und normalzeit gmbh<sep>
</APPLICANT>
<INVENTOR>
delcher klaus<sep>resch wolfgang<sep>delcher, klaus<sep>resch, wolfgang<sep>delcher, klausbirkholzweg 10ad-6000 frankfurt 50de<sep>resch, wolfgangkalsbaderstrasse 29d-6090 rüsselsheimde<sep>delcher, klaus  <sep>resch, wolfgang<sep>delcher, klausbirkholzweg 10ad-6000 frankfurt 50de<sep>resch, wolfgangkalsbaderstrasse 29d-6090 rüsselsheimde<sep>
</INVENTOR>
<ABSTRACT>
1.  circuit arrangement with a status-store for centrally storing the status of terminal units in telecommunications plants, whereby the status-store is controlled by a main-coder (h-dek) and is divided into partial stores which are arranged side by side as single stores of the same type (ram), comprising that the partial stores (r1, r2, r3) are able to be addressed singly, that a fixed storing area (sb) of the status-store is associated to each terminal unit, which consists of singly addressable partial areas (w1 to w8), that sub-areas (tw1, tw2, tw3) of each partial area are associated to the partial stores (r1, r2, r3) that within the single partial areas (w1 to w8) there are defined sub-areas (tw3 in w6) the addressing of which is switched off by a word-decoder (w-dek) arranged after the main decoder, and instead of this a sub-area within another store (prom) of different type is addressed under the influence of a word-decoder, whereby said defined sub-areas within the status-store have the same distance from each other. 
</ABSTRACT>
</TEXT>
</DOC>
