#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000026dbf17c420 .scope module, "memory_access" "memory_access" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 32 "alud";
    .port_info 7 /INPUT 32 "data2";
    .port_info 8 /INPUT 3 "func3";
    .port_info 9 /INPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "mux3_select_out";
    .port_info 11 /OUTPUT 1 "regwrite_enable_out";
    .port_info 12 /OUTPUT 32 "alud_out";
    .port_info 13 /OUTPUT 32 "rd_out";
    .port_info 14 /OUTPUT 32 "read_data";
o0000026dbf183168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026dbf1d0090_0 .net "alud", 31 0, o0000026dbf183168;  0 drivers
o0000026dbf183438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026dbf1cfc30_0 .net "alud_out", 31 0, o0000026dbf183438;  0 drivers
o0000026dbf183078 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1d01d0_0 .net "clk", 0 0, o0000026dbf183078;  0 drivers
o0000026dbf1830a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026dbf1cfeb0_0 .net "data2", 31 0, o0000026dbf1830a8;  0 drivers
o0000026dbf183108 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000026dbf1d03b0_0 .net "func3", 2 0, o0000026dbf183108;  0 drivers
o0000026dbf183198 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1d0450_0 .net "mem_read", 0 0, o0000026dbf183198;  0 drivers
o0000026dbf1831f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1d0130_0 .net "mem_write", 0 0, o0000026dbf1831f8;  0 drivers
o0000026dbf183468 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1cff50_0 .net "mux3_select", 0 0, o0000026dbf183468;  0 drivers
o0000026dbf183498 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1d04f0_0 .net "mux3_select_out", 0 0, o0000026dbf183498;  0 drivers
o0000026dbf1834c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000026dbf1d0590_0 .net "rd", 4 0, o0000026dbf1834c8;  0 drivers
o0000026dbf1834f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026dbf1cfa50_0 .net "rd_out", 31 0, o0000026dbf1834f8;  0 drivers
v0000026dbf1d06d0_0 .net "read_data", 31 0, v0000026dbf142f50_0;  1 drivers
o0000026dbf183528 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1cfaf0_0 .net "regwrite_enable", 0 0, o0000026dbf183528;  0 drivers
o0000026dbf183558 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1d0770_0 .net "regwrite_enable_out", 0 0, o0000026dbf183558;  0 drivers
o0000026dbf183258 .functor BUFZ 1, C4<z>; HiZ drive
v0000026dbf1cf870_0 .net "reset", 0 0, o0000026dbf183258;  0 drivers
S_0000026dbf17c5b0 .scope module, "data_memory" "Data_Memory" 2 29, 3 11 0, S_0000026dbf17c420;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "mem_address";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "busywait";
v0000026dbf17c740_0 .var *"_ivl_3", 31 0; Local signal
v0000026dbf17c7e0_0 .var *"_ivl_6", 31 0; Local signal
v0000026dbf174e20_0 .var "busywait", 0 0;
v0000026dbf174ec0_0 .net "clk", 0 0, o0000026dbf183078;  alias, 0 drivers
v0000026dbf142eb0_0 .net "data_in", 31 0, o0000026dbf1830a8;  alias, 0 drivers
v0000026dbf142f50_0 .var "data_out", 31 0;
v0000026dbf142ff0_0 .net "func3", 2 0, o0000026dbf183108;  alias, 0 drivers
v0000026dbf143090_0 .var/i "i", 31 0;
v0000026dbf143130_0 .net "mem_address", 31 0, o0000026dbf183168;  alias, 0 drivers
v0000026dbf1d0630_0 .net "mem_read", 0 0, o0000026dbf183198;  alias, 0 drivers
v0000026dbf1cfff0_0 .var "mem_read_access", 0 0;
v0000026dbf1d0310_0 .net "mem_write", 0 0, o0000026dbf1831f8;  alias, 0 drivers
v0000026dbf1cf9b0_0 .var "mem_write_access", 0 0;
v0000026dbf1d0270 .array "memory_array", 0 255, 31 0;
v0000026dbf1cfcd0_0 .net "reset", 0 0, o0000026dbf183258;  alias, 0 drivers
E_0000026dbf129750 .event posedge, v0000026dbf1cfcd0_0;
E_0000026dbf128850 .event posedge, v0000026dbf174ec0_0;
E_0000026dbf17ee70 .event anyedge, v0000026dbf1d0310_0, v0000026dbf1d0630_0;
S_0000026dbf142d20 .scope task, "dump_memory" "dump_memory" 3 69, 3 69 0, S_0000026dbf17c5b0;
 .timescale -9 -10;
v0000026dbf1433a0_0 .var/i "j", 31 0;
TD_memory_access.data_memory.dump_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026dbf1433a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026dbf1433a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 73 "$display", "Memory[%0d] = %0d", v0000026dbf1433a0_0, &A<v0000026dbf1d0270, v0000026dbf1433a0_0 > {0 0 0};
    %load/vec4 v0000026dbf1433a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026dbf1433a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000026dbf17c5b0;
T_1 ;
    %wait E_0000026dbf17ee70;
    %load/vec4 v0000026dbf1d0630_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0000026dbf1d0310_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/s 1;
    %store/vec4 v0000026dbf174e20_0, 0, 1;
    %load/vec4 v0000026dbf1d0630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0000026dbf1d0310_0;
    %nor/r;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %pad/s 1;
    %store/vec4 v0000026dbf1cfff0_0, 0, 1;
    %load/vec4 v0000026dbf1d0630_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0000026dbf1d0310_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %store/vec4 v0000026dbf1cf9b0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026dbf17c5b0;
T_2 ;
    %wait E_0000026dbf128850;
    %load/vec4 v0000026dbf1cfff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0000026dbf143130_0;
    %load/vec4a v0000026dbf1d0270, 4;
    %store/vec4 v0000026dbf17c740_0, 0, 32;
    %pushi/vec4 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026dbf17c740_0;
    %store/vec4 v0000026dbf142f50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf174e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf1cfff0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026dbf17c5b0;
T_3 ;
    %wait E_0000026dbf128850;
    %load/vec4 v0000026dbf1cf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000026dbf142eb0_0;
    %store/vec4 v0000026dbf17c7e0_0, 0, 32;
    %pushi/vec4 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026dbf17c7e0_0;
    %ix/getv 4, v0000026dbf143130_0;
    %store/vec4a v0000026dbf1d0270, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf174e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf1cf9b0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026dbf17c5b0;
T_4 ;
    %wait E_0000026dbf129750;
    %load/vec4 v0000026dbf1cfcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026dbf143090_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026dbf143090_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000026dbf143090_0;
    %store/vec4a v0000026dbf1d0270, 4, 0;
    %load/vec4 v0000026dbf143090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026dbf143090_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf174e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf1cfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026dbf1cf9b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026dbf17c5b0;
T_5 ;
    %vpi_call 3 79 "$dumpfile", "DataMemory_wavedata.vcd" {0 0 0};
    %vpi_call 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0000026dbf174ec0_0, v0000026dbf1cfcd0_0, v0000026dbf1d0630_0, v0000026dbf1d0310_0, v0000026dbf143130_0, v0000026dbf142eb0_0, v0000026dbf142f50_0, v0000026dbf174e20_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_access.v";
    "./../Data Memory/Data_Memory.v";
