// Seed: 655204886
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output wire module_0,
    output wand id_3
);
  initial begin : LABEL_0
    assert (-1);
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_6 = 32'd71,
    parameter id_8 = 32'd50
) (
    output tri0 id_0,
    input wire _id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    output wor _id_6,
    input tri id_7,
    output wand _id_8
);
  wire id_10;
  ;
  logic [id_8 : id_1] id_11[-1 : id_6];
  module_0 modCall_1 (
      id_7,
      id_0,
      id_0,
      id_0
  );
endmodule
