
---------- Begin Simulation Statistics ----------
final_tick                               564911753000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214530                       # Simulator instruction rate (inst/s)
host_mem_usage                                8550476                       # Number of bytes of host memory used
host_op_rate                                   260480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.63                       # Real time elapsed on the host
host_tick_rate                            17312856462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                       8499344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.564912                       # Number of seconds simulated
sim_ticks                                564911753000                       # Number of ticks simulated
system.cpu.Branches                            301122                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                       8499344                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       10862                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5812623                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         22654                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    10814071                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            67                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        564911753                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  564911753                       # Number of busy cycles
system.cpu.num_cc_register_reads              1509362                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1767605                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       298518                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5507191                       # Number of float alu accesses
system.cpu.num_fp_insts                       5507191                       # number of float instructions
system.cpu.num_fp_register_reads              5508856                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2039                       # number of times the floating registers were written
system.cpu.num_func_calls                        1627                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               8507983                       # Number of integer alu accesses
system.cpu.num_int_insts                      8507983                       # number of integer instructions
system.cpu.num_int_register_reads            20800674                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2394818                       # number of times the integer registers were written
system.cpu.num_load_insts                       10814                       # Number of load instructions
system.cpu.num_mem_refs                       5823436                       # number of memory refs
system.cpu.num_store_insts                    5812622                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   851      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                   2684124     31.54%     31.55% # Class of executed instruction
system.cpu.op_class::IntMult                      170      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::IntDiv                       105      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                      22      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     31.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1024      0.01%     31.56% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     31.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                      426      0.01%     31.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                     507      0.01%     31.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     31.57% # Class of executed instruction
system.cpu.op_class::MemRead                    10444      0.12%     31.70% # Class of executed instruction
system.cpu.op_class::MemWrite                  307850      3.62%     35.31% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 370      0.00%     35.32% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5504772     64.68%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8510667                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       724618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         2111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1450141                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             2111                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       716801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1442187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                935                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       716335                       # Transaction distribution
system.membus.trans_dist::CleanEvict              466                       # Transaction distribution
system.membus.trans_dist::ReadExReq            724451                       # Transaction distribution
system.membus.trans_dist::ReadExResp           724451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           935                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      2167573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      2167573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2167573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     92270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     92270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              725386                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4307527000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3838356250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         10813191                       # number of demand (read+write) hits
system.icache.demand_hits::total             10813191                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        10813191                       # number of overall hits
system.icache.overall_hits::total            10813191                       # number of overall hits
system.icache.demand_misses::.cpu.inst            880                       # number of demand (read+write) misses
system.icache.demand_misses::total                880                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           880                       # number of overall misses
system.icache.overall_misses::total               880                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    566867000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    566867000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    566867000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    566867000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     10814071                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         10814071                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     10814071                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        10814071                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000081                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000081                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000081                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000081                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 644167.045455                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 644167.045455                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 644167.045455                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 644167.045455                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          880                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           880                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          880                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          880                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    565107000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    565107000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    565107000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    565107000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 642167.045455                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 642167.045455                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 642167.045455                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 642167.045455                       # average overall mshr miss latency
system.icache.replacements                        487                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        10813191                       # number of ReadReq hits
system.icache.ReadReq_hits::total            10813191                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           880                       # number of ReadReq misses
system.icache.ReadReq_misses::total               880                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    566867000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    566867000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     10814071                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        10814071                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000081                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000081                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 644167.045455                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 644167.045455                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          880                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          880                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    565107000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    565107000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 642167.045455                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 642167.045455                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               392.754866                       # Cycle average of tags in use
system.icache.tags.total_refs                10814071                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   880                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              12288.717045                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   392.754866                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.767099                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.767099                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              10814951                       # Number of tag accesses
system.icache.tags.data_accesses             10814951                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           49088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        46375616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            46424704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        49088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          49088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     45845376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         45845376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              767                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           724619                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               725386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        716334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              716334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              86895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           82093558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               82180453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         86895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             86895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        81154934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              81154934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        81154934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             86895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          82093558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             163335387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    716334.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       767.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    724619.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000688578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         39795                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         39795                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2312210                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              676515                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       725386                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      716334                       # Number of write requests accepted
system.mem_ctrl.readBursts                     725386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    716334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              45446                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              45399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              45402                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              45386                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              45457                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              45253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              45234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              45250                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              45253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              45252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             45285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             45335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             45316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             45334                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             45436                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             45348                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              44802                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              44818                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              44840                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              44810                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              44777                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              44689                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              44690                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              44672                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              44672                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              44739                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             44737                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             44800                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             44800                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             44802                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             44862                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             44800                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.24                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   12968979250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  3626930000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              26569966750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      17878.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36628.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    608063                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   635850                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.83                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.76                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 725386                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                716334                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   725386                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   39796                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   39795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       197782                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     466.514769                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    333.982497                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    331.374277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         18845      9.53%      9.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        53903     27.25%     36.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        19109      9.66%     46.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        18083      9.14%     55.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        17447      8.82%     64.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        31845     16.10%     80.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1247      0.63%     81.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1865      0.94%     82.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        35438     17.92%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        197782                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        39795                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.227818                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.010797                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      39.163445                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          39792     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          39795                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        39795                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             39795    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          39795                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                46424704                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 45843840                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 46424704                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              45845376                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         82.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         81.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      82.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      81.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.28                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   564910998000                       # Total gap between requests
system.mem_ctrl.avgGap                      391831.28                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        49088                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     46375616                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     45843840                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 86894.988003551072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 82093558.425221860409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 81152214.937188610435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          767                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       724619                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       716334                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     22326750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  26547640000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 13193054320250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29109.19                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36636.69                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18417462.13                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.28                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             705503400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             374983950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           2588671260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1869866640                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      44593361280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      133270784580                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      104698084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        288101255430                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.993382                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 270495351000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  18863520000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 275552882000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             706667220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             375598740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           2590584780                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1869271560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      44593361280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      133365138390                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      104618628480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        288119250450                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         510.025237                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 270288358250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  18863520000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 275759874750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  52                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             29                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             23                       # number of overall hits
system.l2cache.overall_hits::total                 52                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           851                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        724620                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            725471                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          851                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       724620                       # number of overall misses
system.l2cache.overall_misses::total           725471                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    561855000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 528919856000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 529481711000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    561855000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 528919856000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 529481711000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          880                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       724643                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          725523                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          880                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       724643                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         725523                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.967045                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999968                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999928                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.967045                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999968                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999928                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 660229.142186                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 729927.211504                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 729845.453505                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 660229.142186                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 729927.211504                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 729845.453505                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         723504                       # number of writebacks
system.l2cache.writebacks::total               723504                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          851                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       724620                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       725471                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          851                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       724620                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       725471                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    544835000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 514427456000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 514972291000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    544835000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 514427456000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 514972291000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.967045                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999928                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.967045                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999928                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 640229.142186                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 709927.211504                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 709845.453505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 640229.142186                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 709927.211504                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 709845.453505                       # average overall mshr miss latency
system.l2cache.replacements                    724781                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       724033                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       724033                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       724033                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       724033                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          322                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          322                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       724451                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         724451                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 528798019000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 528798019000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       724456                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       724456                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999993                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999993                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 729929.310609                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 729929.310609                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       724451                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       724451                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 514308999000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 514308999000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 709929.310609                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 709929.310609                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          851                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1020                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    561855000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    121837000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    683692000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          187                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.967045                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.903743                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.955951                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 660229.142186                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 720928.994083                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 670286.274510                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          851                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1020                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    544835000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    118457000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    663292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.967045                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.903743                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.955951                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 640229.142186                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 700928.994083                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 650286.274510                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1022.766130                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1449819                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               725805                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.997532                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.238740                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.819621                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1021.707769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000233                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000800                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.997761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.998795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          895                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              2175946                       # Number of tag accesses
system.l2cache.tags.data_accesses             2175946                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               84                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data                1                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   85                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              84                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data               1                       # number of overall hits
system.l3Dram.overall_hits::total                  85                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            767                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         724619                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             725386                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           767                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        724619                       # number of overall misses
system.l3Dram.overall_misses::total            725386                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    522680000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 499210385000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 499733065000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    522680000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 499210385000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 499733065000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          851                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       724620                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           725471                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          851                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       724620                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          725471                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.901293                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.999999                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999883                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.901293                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.999999                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999883                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 681460.234681                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 688928.091866                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 688920.195592                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 681460.234681                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 688928.091866                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 688920.195592                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          720431                       # number of writebacks
system.l3Dram.writebacks::total                720431                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       724619                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        725386                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       724619                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       725386                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    483563000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 462254816000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 462738379000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    483563000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 462254816000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 462738379000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.901293                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999883                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.901293                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999883                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 630460.234681                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 637928.091866                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 637920.195592                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 630460.234681                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 637928.091866                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 637920.195592                       # average overall mshr miss latency
system.l3Dram.replacements                     721361                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       723504                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       723504                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       723504                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       723504                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          138                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          138                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data       724451                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          724451                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 499095528000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 499095528000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       724451                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        724451                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 688929.310609                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 688929.310609                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       724451                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       724451                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 462148527000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 462148527000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 637929.310609                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 637929.310609                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           84                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            85                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          767                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          935                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    522680000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    114857000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    637537000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          851                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1020                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.901293                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.994083                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.916667                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 681460.234681                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 683672.619048                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 681857.754011                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          767                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          935                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    483563000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    106289000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    589852000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.901293                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994083                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 630460.234681                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 632672.619048                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 630857.754011                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              4081.465663                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1449387                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                725457                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.997895                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.245997                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     2.435206                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  4078.784461                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000060                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000595                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.995797                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.996452                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               2174982                       # Number of tag accesses
system.l3Dram.tags.data_accesses              2174982                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          5087519                       # number of demand (read+write) hits
system.dcache.demand_hits::total              5087519                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         5087519                       # number of overall hits
system.dcache.overall_hits::total             5087519                       # number of overall hits
system.dcache.demand_misses::.cpu.data         724643                       # number of demand (read+write) misses
system.dcache.demand_misses::total             724643                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        724643                       # number of overall misses
system.dcache.overall_misses::total            724643                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 532543554000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 532543554000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 532543554000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 532543554000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      5812162                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          5812162                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      5812162                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         5812162                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124677                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124677                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124677                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124677                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 734904.710319                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 734904.710319                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 734904.710319                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 734904.710319                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          724033                       # number of writebacks
system.dcache.writebacks::total                724033                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       724643                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        724643                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       724643                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       724643                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 531094268000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 531094268000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 531094268000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 531094268000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124677                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124677                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124677                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124677                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 732904.710319                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 732904.710319                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 732904.710319                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 732904.710319                       # average overall mshr miss latency
system.dcache.replacements                     724131                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data           10675                       # number of ReadReq hits
system.dcache.ReadReq_hits::total               10675                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           187                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               187                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    123150000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    123150000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data        10862                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total           10862                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.017216                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.017216                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 658556.149733                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 658556.149733                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          187                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    122776000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    122776000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017216                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.017216                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 656556.149733                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 656556.149733                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        5076844                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            5076844                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       724456                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           724456                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 532420404000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 532420404000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      5801300                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        5801300                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124878                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124878                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 734924.417770                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 734924.417770                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       724456                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       724456                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 530971492000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 530971492000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124878                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124878                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 732924.417770                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 732924.417770                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.339364                       # Cycle average of tags in use
system.dcache.tags.total_refs                 5812162                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                724643                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.020725                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.339364                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.998710                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.998710                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               6536805                       # Number of tag accesses
system.dcache.tags.data_accesses              6536805                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       724619                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       725386                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          767                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       724619                       # number of overall misses
system.DynamicCache.overall_misses::total       725386                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    444446000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 425299247000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 425743693000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    444446000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 425299247000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 425743693000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          767                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       724619                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       725386                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          767                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       724619                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       725386                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579460.234681                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 586928.091866                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 586920.195592                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579460.234681                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 586928.091866                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 586920.195592                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       716335                       # number of writebacks
system.DynamicCache.writebacks::total          716335                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       724619                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       725386                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       724619                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       725386                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    344736000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 331098777000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 331443513000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    344736000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 331098777000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 331443513000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449460.234681                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 456928.091866                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 456920.195592                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449460.234681                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 456928.091866                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 456920.195592                       # average overall mshr miss latency
system.DynamicCache.replacements              1441721                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       720431                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       720431                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       720431                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       720431                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          448                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          448                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data       724451                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       724451                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 425201526000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 425201526000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       724451                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       724451                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 586929.310609                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 586929.310609                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       724451                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       724451                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 331022896000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 331022896000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 456929.310609                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 456929.310609                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          767                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          935                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    444446000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     97721000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    542167000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          767                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          168                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          935                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579460.234681                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581672.619048                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579857.754011                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          767                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          935                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    344736000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     75881000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    420617000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449460.234681                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451672.619048                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449857.754011                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        4081.466606                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1445835                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1445817                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000012                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  4055.448568                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     2.681202                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data    23.336836                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.990100                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000655                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.005697                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.996452                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         2892100                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        2892100                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                1067                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       2884303                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict              7747                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             724456                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            724456                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           1067                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      2173417                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         2247                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 2175664                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     92715264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        56320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 92771584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           2167432                       # Total snoops (count)
system.l2bar.snoopTraffic                   138257280                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            2892955                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000730                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.027003                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  2890844     99.93%     99.93% # Request fanout histogram
system.l2bar.snoop_fanout::1                     2111      0.07%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              2892955                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           2898207000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2640000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          2173929000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 564911753000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 564911753000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
