<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/Support/AMDHSAKernelDescriptor.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_ae1e398ac700924fa434b51c248a5531.html">Support</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDHSAKernelDescriptor.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDHSAKernelDescriptor_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--- AMDHSAKernelDescriptor.h -----------------------------*- C++ -*---===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDHSA kernel descriptor definitions. For more information, visit</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// https://llvm.org/docs/AMDGPUUsage.html#kernel-descriptor</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// Gets offset of specified member in specified type.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef offsetof</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">   23</a></span>&#160;<span class="preprocessor">#define offsetof(TYPE, MEMBER) ((size_t)&amp;((TYPE*)0)-&gt;MEMBER)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif // offsetof</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// Creates enumeration entries used for packing bits into integers. Enumeration</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// entries include bit shift amount, bit width, and bit mask.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef AMDHSA_BITS_ENUM_ENTRY</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#ae6a45f3d61391e87ca72159b73bed5f4">   29</a></span>&#160;<span class="preprocessor">#define AMDHSA_BITS_ENUM_ENTRY(NAME, SHIFT, WIDTH) \</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">  NAME ## _SHIFT = (SHIFT),                        \</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">  NAME ## _WIDTH = (WIDTH),                        \</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">  NAME = (((1 &lt;&lt; (WIDTH)) - 1) &lt;&lt; (SHIFT))</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#endif // AMDHSA_BITS_ENUM_ENTRY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// Gets bits for specified bit mask from specified source.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef AMDHSA_BITS_GET</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a286f2813b785a6b1d7f9c688580c2dc4">   37</a></span>&#160;<span class="preprocessor">#define AMDHSA_BITS_GET(SRC, MSK) ((SRC &amp; MSK) &gt;&gt; MSK ## _SHIFT)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif // AMDHSA_BITS_GET</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Sets bits for specified bit mask in specified destination.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef AMDHSA_BITS_SET</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">   42</a></span>&#160;<span class="preprocessor">#define AMDHSA_BITS_SET(DST, MSK, VAL)  \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  DST &amp;= ~MSK;                          \</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  DST |= ((VAL &lt;&lt; MSK ## _SHIFT) &amp; MSK)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif // AMDHSA_BITS_SET</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html">   48</a></span>&#160;<span class="keyword">namespace </span>amdhsa {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// Floating point rounding modes. Must match hardware definition.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;enum : uint8_t {</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04aab7afe5e9a2bab412f94d8d54ae5a75b">   52</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04aab7afe5e9a2bab412f94d8d54ae5a75b">FLOAT_ROUND_MODE_NEAR_EVEN</a> = 0,</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a9734fb0d5876aa53f1053b571c1b9640">   53</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a9734fb0d5876aa53f1053b571c1b9640">FLOAT_ROUND_MODE_PLUS_INFINITY</a> = 1,</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04acee2d572b5fb2b58b9cce72beea5ea78">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04acee2d572b5fb2b58b9cce72beea5ea78">FLOAT_ROUND_MODE_MINUS_INFINITY</a> = 2,</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a7dceb3dda34c4b8ba0c0a60b5d68607b">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a7dceb3dda34c4b8ba0c0a60b5d68607b">FLOAT_ROUND_MODE_ZERO</a> = 3,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Floating point denorm modes. Must match hardware definition.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;enum : uint8_t {</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a9afed92c78aa42714cf9b83d02facf5e">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a9afed92c78aa42714cf9b83d02facf5e">FLOAT_DENORM_MODE_FLUSH_SRC_DST</a> = 0,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a802699556c7a751d49c2637aec0e2125">   61</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a802699556c7a751d49c2637aec0e2125">FLOAT_DENORM_MODE_FLUSH_DST</a> = 1,</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a24104e4517d080220d94f0baa88595e1">   62</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a24104e4517d080220d94f0baa88595e1">FLOAT_DENORM_MODE_FLUSH_SRC</a> = 2,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85">   63</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85">FLOAT_DENORM_MODE_FLUSH_NONE</a> = 3,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// System VGPR workitem IDs. Must match hardware definition.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;enum : uint8_t {</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a9d46af368aa8d7475c6117f54da0242e">   68</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a9d46af368aa8d7475c6117f54da0242e">SYSTEM_VGPR_WORKITEM_ID_X</a> = 0,</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7ad5c97af4b29f71c9885c6265578daaf0">   69</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7ad5c97af4b29f71c9885c6265578daaf0">SYSTEM_VGPR_WORKITEM_ID_X_Y</a> = 1,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7af73fa544721408eb9dd2f6b792b7f7ab">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7af73fa544721408eb9dd2f6b792b7f7ab">SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</a> = 2,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a7070020f1ef413efe83fc5c727121fe9">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a7070020f1ef413efe83fc5c727121fe9">SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</a> = 3,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;};</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// Compute program resource register 1. Must match hardware definition.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a34bafff22e321250ea590779a90f0fab">   75</a></span>&#160;<span class="preprocessor">#define COMPUTE_PGM_RSRC1(NAME, SHIFT, WIDTH) \</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC1_ ## NAME, SHIFT, WIDTH)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;enum : int32_t {</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">   78</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(GRANULATED_WAVEFRONT_SGPR_COUNT, 6, 4),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(PRIORITY, 10, 2),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FLOAT_ROUND_MODE_32, 12, 2),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FLOAT_ROUND_MODE_16_64, 14, 2),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FLOAT_DENORM_MODE_32, 16, 2),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FLOAT_DENORM_MODE_16_64, 18, 2),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(PRIV, 20, 1),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(ENABLE_DX10_CLAMP, 21, 1),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(DEBUG_MODE, 22, 1),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(ENABLE_IEEE_MODE, 23, 1),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(BULKY, 24, 1),</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(CDBG_USER, 25, 1),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FP16_OVFL, 26, 1),    <span class="comment">// GFX9+</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(RESERVED0, 27, 2),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(WGP_MODE, 29, 1),     <span class="comment">// GFX10+</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(MEM_ORDERED, 30, 1),  <span class="comment">// GFX10+</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(FWD_PROGRESS, 31, 1), <span class="comment">// GFX10+</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#undef COMPUTE_PGM_RSRC1</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// Compute program resource register 2. Must match hardware definition.</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a6e0a976b9d48db21751f62e812b4b588">  100</a></span>&#160;<span class="preprocessor">#define COMPUTE_PGM_RSRC2(NAME, SHIFT, WIDTH) \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC2_ ## NAME, SHIFT, WIDTH)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;enum : int32_t {</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">  103</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET, 0, 1),</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(USER_SGPR_COUNT, 1, 5),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_TRAP_HANDLER, 6, 1),</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_X, 7, 1),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_Y, 8, 1),</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_Z, 9, 1),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_INFO, 10, 1),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_VGPR_WORKITEM_ID, 11, 2),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_ADDRESS_WATCH, 13, 1),</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_MEMORY, 14, 1),</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(GRANULATED_LDS_SIZE, 15, 9),</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION, 24, 1),</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_FP_DENORMAL_SOURCE, 25, 1),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO, 26, 1),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW, 27, 1),</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW, 28, 1),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_INEXACT, 29, 1),</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO, 30, 1),</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(RESERVED0, 31, 1),</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;};</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#undef COMPUTE_PGM_RSRC2</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// Compute program resource register 3. Must match hardware definition.</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a575daf3ac9b3a5d2118fe0169e736369">  126</a></span>&#160;<span class="preprocessor">#define COMPUTE_PGM_RSRC3(NAME, SHIFT, WIDTH) \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC3_ ## NAME, SHIFT, WIDTH)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;enum : int32_t {</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ab802b21e1553a7cb49bfe4d275ee8fe1aea803648b8120bd76bc6db3b2c3edbca">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab802b21e1553a7cb49bfe4d275ee8fe1aea803648b8120bd76bc6db3b2c3edbca">COMPUTE_PGM_RSRC3</a>(SHARED_VGPR_COUNT, 0, 4), <span class="comment">// GFX10+</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ab802b21e1553a7cb49bfe4d275ee8fe1aea803648b8120bd76bc6db3b2c3edbca">COMPUTE_PGM_RSRC3</a>(RESERVED0, 4, 28),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#undef COMPUTE_PGM_RSRC3</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Kernel code properties. Must be kept backwards compatible.</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#ae106ed3b538dc6930bd46ac24be124e0">  135</a></span>&#160;<span class="preprocessor">#define KERNEL_CODE_PROPERTY(NAME, SHIFT, WIDTH) \</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(KERNEL_CODE_PROPERTY_ ## NAME, SHIFT, WIDTH)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;enum : int32_t {</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">  138</a></span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1),</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_DISPATCH_PTR, 1, 1),</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_QUEUE_PTR, 2, 1),</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_KERNARG_SEGMENT_PTR, 3, 1),</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_DISPATCH_ID, 4, 1),</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_FLAT_SCRATCH_INIT, 5, 1),</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_PRIVATE_SEGMENT_SIZE, 6, 1),</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(RESERVED0, 7, 3),</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(ENABLE_WAVEFRONT_SIZE32, 10, 1), <span class="comment">// GFX10+</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(RESERVED1, 11, 5),</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#undef KERNEL_CODE_PROPERTY</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Kernel descriptor. Must be kept backwards compatible.</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">  152</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a> {</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">  153</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">group_segment_fixed_size</a>;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">  154</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">private_segment_fixed_size</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a5189651558f1c03776229d80f8787420">  155</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a5189651558f1c03776229d80f8787420">reserved0</a>[8];</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">  156</a></span>&#160;  int64_t <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">kernel_code_entry_byte_offset</a>;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">  157</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">reserved1</a>[20];</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">  158</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">compute_pgm_rsrc3</a>; <span class="comment">// GFX10+</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">  159</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">  160</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">compute_pgm_rsrc2</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">  161</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">kernel_code_properties</a>;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">  162</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">reserved2</a>[6];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;static_assert(</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keyword">sizeof</span>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>) == 64,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="stringliteral">&quot;invalid size for kernel_descriptor_t&quot;</span>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;static_assert(</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">group_segment_fixed_size</a>) == 0,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="stringliteral">&quot;invalid offset for group_segment_fixed_size&quot;</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;static_assert(</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">private_segment_fixed_size</a>) == 4,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="stringliteral">&quot;invalid offset for private_segment_fixed_size&quot;</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;static_assert(</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a5189651558f1c03776229d80f8787420">reserved0</a>) == 8,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="stringliteral">&quot;invalid offset for reserved0&quot;</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;static_assert(</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">kernel_code_entry_byte_offset</a>) == 16,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="stringliteral">&quot;invalid offset for kernel_code_entry_byte_offset&quot;</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;static_assert(</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">reserved1</a>) == 24,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="stringliteral">&quot;invalid offset for reserved1&quot;</span>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;static_assert(</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">compute_pgm_rsrc3</a>) == 44,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc3&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;static_assert(</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>) == 48,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc1&quot;</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;static_assert(</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">compute_pgm_rsrc2</a>) == 52,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc2&quot;</span>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;static_assert(</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">kernel_code_properties</a>) == 56,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="stringliteral">&quot;invalid offset for kernel_code_properties&quot;</span>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;static_assert(</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a>, <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">reserved2</a>) == 58,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="stringliteral">&quot;invalid offset for reserved2&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;} <span class="comment">// end namespace amdhsa</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#endif // LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div><div class="ttc" id="namespacellvm_1_1amdhsa_html_ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ae31db153d1dc296efe766cbff1b23679ad41eb1f76803a836b839953e7a4656b7">llvm::amdhsa::KERNEL_CODE_PROPERTY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00138">AMDHSAKernelDescriptor.h:138</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_afed83eb16431ab8f2a72ef6a112807a0"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_entry_byte_offset</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00156">AMDHSAKernelDescriptor.h:156</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a1b03a41bdc3689c440f9f79141740b04aab7afe5e9a2bab412f94d8d54ae5a75b"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04aab7afe5e9a2bab412f94d8d54ae5a75b">llvm::amdhsa::FLOAT_ROUND_MODE_NEAR_EVEN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00052">AMDHSAKernelDescriptor.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#af37a31468f3cf0b24589a2bea9b2bdaba82b23e93e88e6df7c0d2acec6c968e4d">llvm::amdhsa::COMPUTE_PGM_RSRC1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00078">AMDHSAKernelDescriptor.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a44abd2c22abef9c1db5386c8cd07c92faa14f07daddf28f000e3c4f12d8795c87">llvm::amdhsa::COMPUTE_PGM_RSRC2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00103">AMDHSAKernelDescriptor.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab127cbd0bde97e7c631684a6787ff028a24104e4517d080220d94f0baa88595e1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a24104e4517d080220d94f0baa88595e1">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00062">AMDHSAKernelDescriptor.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa430b22aeafbae06973a9f97d990d16a"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc2</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00160">AMDHSAKernelDescriptor.h:160</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a7dbf8460eec03ca1cfd3565ec87a44ba"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size</a></div><div class="ttdeci">uint32_t private_segment_fixed_size</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00154">AMDHSAKernelDescriptor.h:154</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a00c93ea2cbbc98a3b069b286c75ff916"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size</a></div><div class="ttdeci">uint32_t group_segment_fixed_size</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00153">AMDHSAKernelDescriptor.h:153</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a519f4fd1654e35af26ea686a3a07e807"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">llvm::amdhsa::kernel_descriptor_t::reserved2</a></div><div class="ttdeci">uint8_t reserved2[6]</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00162">AMDHSAKernelDescriptor.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a1b03a41bdc3689c440f9f79141740b04acee2d572b5fb2b58b9cce72beea5ea78"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04acee2d572b5fb2b58b9cce72beea5ea78">llvm::amdhsa::FLOAT_ROUND_MODE_MINUS_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00054">AMDHSAKernelDescriptor.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa91c506e6598736498d581465891a9c6"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">llvm::amdhsa::kernel_descriptor_t::kernel_code_properties</a></div><div class="ttdeci">uint16_t kernel_code_properties</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00161">AMDHSAKernelDescriptor.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a86201c7a7311b473ce51874f54f066b7a9d46af368aa8d7475c6117f54da0242e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a9d46af368aa8d7475c6117f54da0242e">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00068">AMDHSAKernelDescriptor.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a3cd7f19bc7b958944b3a7e5250fc4b6b"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">llvm::amdhsa::kernel_descriptor_t::reserved1</a></div><div class="ttdeci">uint8_t reserved1[20]</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00157">AMDHSAKernelDescriptor.h:157</a></div></div>
<div class="ttc" id="AMDHSAKernelDescriptor_8h_html_a276e8a32e0bbf024aadd9420b8f2d3b3"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a></div><div class="ttdeci">#define offsetof(TYPE, MEMBER)</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00023">AMDHSAKernelDescriptor.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00063">AMDHSAKernelDescriptor.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a1b03a41bdc3689c440f9f79141740b04a7dceb3dda34c4b8ba0c0a60b5d68607b"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a7dceb3dda34c4b8ba0c0a60b5d68607b">llvm::amdhsa::FLOAT_ROUND_MODE_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00055">AMDHSAKernelDescriptor.h:55</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab802b21e1553a7cb49bfe4d275ee8fe1aea803648b8120bd76bc6db3b2c3edbca"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab802b21e1553a7cb49bfe4d275ee8fe1aea803648b8120bd76bc6db3b2c3edbca">llvm::amdhsa::COMPUTE_PGM_RSRC3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00129">AMDHSAKernelDescriptor.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a86201c7a7311b473ce51874f54f066b7a7070020f1ef413efe83fc5c727121fe9"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7a7070020f1ef413efe83fc5c727121fe9">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00071">AMDHSAKernelDescriptor.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a1b03a41bdc3689c440f9f79141740b04a9734fb0d5876aa53f1053b571c1b9640"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a1b03a41bdc3689c440f9f79141740b04a9734fb0d5876aa53f1053b571c1b9640">llvm::amdhsa::FLOAT_ROUND_MODE_PLUS_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00053">AMDHSAKernelDescriptor.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_ad767468e753de6709622353722e6fee4"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc3</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00158">AMDHSAKernelDescriptor.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00152">AMDHSAKernelDescriptor.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a45ff565a0f5dc2633706650c4e8562bc"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc1</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00159">AMDHSAKernelDescriptor.h:159</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a5189651558f1c03776229d80f8787420"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a5189651558f1c03776229d80f8787420">llvm::amdhsa::kernel_descriptor_t::reserved0</a></div><div class="ttdeci">uint8_t reserved0[8]</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00155">AMDHSAKernelDescriptor.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab127cbd0bde97e7c631684a6787ff028a802699556c7a751d49c2637aec0e2125"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a802699556c7a751d49c2637aec0e2125">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_DST</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00061">AMDHSAKernelDescriptor.h:61</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a86201c7a7311b473ce51874f54f066b7af73fa544721408eb9dd2f6b792b7f7ab"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7af73fa544721408eb9dd2f6b792b7f7ab">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00070">AMDHSAKernelDescriptor.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab127cbd0bde97e7c631684a6787ff028a9afed92c78aa42714cf9b83d02facf5e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028a9afed92c78aa42714cf9b83d02facf5e">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC_DST</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00060">AMDHSAKernelDescriptor.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_a86201c7a7311b473ce51874f54f066b7ad5c97af4b29f71c9885c6265578daaf0"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a86201c7a7311b473ce51874f54f066b7ad5c97af4b29f71c9885c6265578daaf0">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00069">AMDHSAKernelDescriptor.h:69</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
