Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Mon Dec 19 01:54:07 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         70          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.679        0.000                      0                  907        0.066        0.000                      0                  907        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clock/inner/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock     {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock     {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/inner/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_AudioClock          76.109        0.000                      0                   65        0.115        0.000                      0                   65       40.190        0.000                       0                    35  
  clkfbout_AudioClock                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                     2.679        0.000                      0                  842        0.066        0.000                      0                  842        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_AudioClock                       
(none)               clkfbout_AudioClock                       
(none)               sys_clk_pin                               
(none)                                    clk_out1_AudioClock  
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/inner/inst/clk_in1
  To Clock:  clock/inner/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/inner/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inner/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       76.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.109ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.730ns (38.004%)  route 2.822ns (61.996%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     6.109    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 76.109    

Slack (MET) :             76.109ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.730ns (38.004%)  route 2.822ns (61.996%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     6.109    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 76.109    

Slack (MET) :             76.109ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.730ns (38.004%)  route 2.822ns (61.996%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     6.109    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 76.109    

Slack (MET) :             76.109ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.730ns (38.004%)  route 2.822ns (61.996%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     6.109    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 76.109    

Slack (MET) :             76.201ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.730ns (38.788%)  route 2.730ns (61.212%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.017    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 76.201    

Slack (MET) :             76.201ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.730ns (38.788%)  route 2.730ns (61.212%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.017    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 76.201    

Slack (MET) :             76.201ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.730ns (38.788%)  route 2.730ns (61.212%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.017    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 76.201    

Slack (MET) :             76.201ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.730ns (38.788%)  route 2.730ns (61.212%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.017    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 76.201    

Slack (MET) :             76.250ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.730ns (39.219%)  route 2.681ns (60.781%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.976     5.968    clock/counter[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                 76.250    

Slack (MET) :             76.250ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.730ns (39.219%)  route 2.681ns (60.781%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 82.832 - 81.380 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.555     1.557    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  clock/counter_reg[15]/Q
                         net (fo=2, routed)           1.109     3.122    clock/counter_reg[15]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.246 r  clock/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.246    clock/counter1_carry__0_i_1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.647 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.648    clock/counter1_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.762    clock/counter1_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.876    clock/counter1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.098 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.595     4.693    clock/counter1_carry__3_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.299     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.976     5.968    clock/counter[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    82.832    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism             -0.001    82.831    
                         clock uncertainty           -0.184    82.647    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.429    82.218    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         82.218    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                 76.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.054 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.054    clock/counter_reg[12]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.065 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.065    clock/counter_reg[12]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.090 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.090    clock/counter_reg[12]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.090 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.090    clock/counter_reg[12]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y50         FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.093 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.093    clock/counter_reg[16]_i_1_n_7
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.104 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.104    clock/counter_reg[16]_i_1_n_5
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.129 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.129    clock/counter_reg[16]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.129 r  clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.129    clock/counter_reg[16]_i_1_n_4
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    clock/counter_reg[16]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.132 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.132    clock/counter_reg[20]_i_1_n_7
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    clock/counter_reg[16]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.143 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.143    clock/counter_reg[20]_i_1_n_5
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     0.938    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clock/inner/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y47     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y49     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y49     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y50     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y50     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y50     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y50     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y51     clock/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y47     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y47     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y47     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y47     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y49     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X28Y50     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 rom/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.456ns (6.797%)  route 6.253ns (93.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.551     5.102    rom/CLK100MHZ
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  rom/address_reg[17]/Q
                         net (fo=53, routed)          6.253    11.811    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.860    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.490    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 rom/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.900ns (14.417%)  route 5.343ns (85.583%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.551     5.102    rom/CLK100MHZ
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  rom/address_reg[17]/Q
                         net (fo=53, routed)          4.524    10.082    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    SLICE_X48Y24         LUT5 (Prop_lut5_I0_O)        0.118    10.200 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.487    10.687    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[10].ram.ram_ena
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.326    11.013 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_211/O
                         net (fo=1, routed)           0.332    11.345    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_122
    RAMB18_X1Y10         RAMB18E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.480    14.851    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.996    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.553    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 3.955ns (58.703%)  route 2.782ns (41.297%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.742    11.468    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.373    11.841 r  rom/address[7]_i_1/O
                         net (fo=1, routed)           0.000    11.841    rom/nextAddress[7]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.031    15.074    rom/address_reg[7]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 3.955ns (58.738%)  route 2.778ns (41.262%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.738    11.464    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.373    11.837 r  rom/address[10]_i_1/O
                         net (fo=1, routed)           0.000    11.837    rom/nextAddress[10]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.029    15.072    rom/address_reg[10]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.955ns (58.732%)  route 2.779ns (41.268%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.739    11.464    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.373    11.837 r  rom/address[13]_i_1/O
                         net (fo=1, routed)           0.000    11.837    rom/nextAddress[13]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031    15.074    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 3.955ns (58.767%)  route 2.775ns (41.233%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.735    11.460    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.373    11.833 r  rom/address[11]_i_1/O
                         net (fo=1, routed)           0.000    11.833    rom/nextAddress[11]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.029    15.072    rom/address_reg[11]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 3.950ns (58.672%)  route 2.782ns (41.328%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.742    11.468    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.368    11.836 r  rom/address[8]_i_1/O
                         net (fo=1, routed)           0.000    11.836    rom/nextAddress[8]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[8]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.075    15.118    rom/address_reg[8]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.950ns (58.702%)  route 2.779ns (41.298%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.739    11.464    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.368    11.832 r  rom/address[14]_i_1/O
                         net (fo=1, routed)           0.000    11.832    rom/nextAddress[14]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.075    15.118    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 3.949ns (58.701%)  route 2.778ns (41.299%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.738    11.464    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.367    11.831 r  rom/address[9]_i_1/O
                         net (fo=1, routed)           0.000    11.831    rom/nextAddress[9]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[9]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.075    15.118    rom/address_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 3.949ns (58.730%)  route 2.775ns (41.270%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.103    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.809     6.368    rom/addra[3]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.025 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.025    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.142    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.998    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.293 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.293    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.754    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.455 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.455    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.726 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.735    11.460    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.367    11.827 r  rom/address[12]_i_1/O
                         net (fo=1, routed)           0.000    11.827    rom/nextAddress[12]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/C
                         clock pessimism              0.274    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.075    15.118    rom/address_reg[12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.390%)  route 0.232ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y43         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=29, routed)          0.232     1.874    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.066     1.807    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rom/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.186%)  route 0.495ns (77.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[6]/Q
                         net (fo=50, routed)          0.495     2.109    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.881     2.039    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rom/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.833%)  route 0.505ns (78.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[10]/Q
                         net (fo=50, routed)          0.505     2.119    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.881     2.039    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.978    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rom/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.702%)  route 0.509ns (78.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[5]/Q
                         net (fo=50, routed)          0.509     2.123    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.881     2.039    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.978    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rom/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.423%)  route 0.469ns (78.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  rom/address_reg[9]/Q
                         net (fo=50, routed)          0.469     2.071    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.881     2.039    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.924    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.681%)  route 0.323ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y43         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=36, routed)          0.323     1.964    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.987    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070     1.807    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rom/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.678%)  route 0.509ns (78.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X31Y51         FDRE                                         r  rom/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[4]/Q
                         net (fo=50, routed)          0.509     2.124    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.874     2.032    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.250     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.966    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rom/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.132%)  route 0.526ns (78.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X31Y50         FDRE                                         r  rom/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[2]/Q
                         net (fo=51, routed)          0.526     2.141    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.881     2.039    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.978    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rom/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.659%)  route 0.351ns (71.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.472    rom/CLK100MHZ
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rom/address_reg[17]/Q
                         net (fo=53, routed)          0.351     1.964    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X34Y43         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y43         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.052     1.798    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.167%)  route 0.525ns (78.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.473    rom/CLK100MHZ
    SLICE_X31Y50         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[3]/Q
                         net (fo=51, routed)          0.525     2.140    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.874     2.032    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.250     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.966    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/DIN_INCREMENT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/DIN_INCREMENT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  rom/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  rom/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y51  rom/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y51  rom/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/DIN_INCREMENT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/DIN_INCREMENT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y42  bridgey/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  rom/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  rom/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y51  rom/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y51  rom/address_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.261ns  (logic 5.135ns (38.727%)  route 8.125ns (61.273%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.326     6.793    clock/LED1_OBUF
    SLICE_X46Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.917 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          2.799     9.716    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.261 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.261    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.552ns  (logic 5.008ns (39.898%)  route 7.544ns (60.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           7.544     9.011    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    12.552 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.552    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.374ns (46.850%)  route 4.962ns (53.150%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           1.367     1.823    clock/SCLK
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.150     1.973 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.595     5.568    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768     9.336 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.336    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.087ns (54.312%)  route 3.438ns (45.688%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           3.438     3.956    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     7.525 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.525    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 1.617ns (22.038%)  route 5.720ns (77.962%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.720     7.187    transmitter/LED1_OBUF
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.150     7.337 r  transmitter/FSM_sequential_currState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.337    transmitter/FSM_sequential_currState[1]_i_1__0_n_0
    SLICE_X34Y39         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 1.591ns (21.760%)  route 5.720ns (78.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.720     7.187    transmitter/LED1_OBUF
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.311    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.064ns (55.674%)  route 3.236ns (44.326%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.236     3.754    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.300 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.300    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 3.116ns (46.443%)  route 3.593ns (53.557%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.608     1.126    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.783 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.783    transmitter/regREADY2_carry_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.900 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.900    transmitter/regREADY2_carry__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.017 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    transmitter/regREADY2_carry__1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.273 f  transmitter/regREADY2_carry__2/O[2]
                         net (fo=4, routed)           1.099     3.372    transmitter/in8[15]
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.301     3.673 r  transmitter/regLRCK0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.673    transmitter/regLRCK0_carry__0_i_7_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.223 r  transmitter/regLRCK0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.223    transmitter/regLRCK0_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.337 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.337    transmitter/regLRCK0_carry__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.494 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           1.291     5.785    transmitter/regLRCK0_carry__2_n_2
    SLICE_X14Y39         LUT3 (Prop_lut3_I1_O)        0.329     6.114 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.596     6.709    transmitter/regLRCK_i_1_n_0
    SLICE_X14Y39         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 3.116ns (50.885%)  route 3.008ns (49.115%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.608     1.126    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.783 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.783    transmitter/regREADY2_carry_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.900 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.900    transmitter/regREADY2_carry__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.017 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    transmitter/regREADY2_carry__1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.273 f  transmitter/regREADY2_carry__2/O[2]
                         net (fo=4, routed)           1.099     3.372    transmitter/in8[15]
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.301     3.673 r  transmitter/regLRCK0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.673    transmitter/regLRCK0_carry__0_i_7_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.223 r  transmitter/regLRCK0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.223    transmitter/regLRCK0_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.337 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.337    transmitter/regLRCK0_carry__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.494 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           1.301     5.795    transmitter/regLRCK0_carry__2_n_2
    SLICE_X14Y39         LUT3 (Prop_lut3_I1_O)        0.329     6.124 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     6.124    transmitter/regLRCK
    SLICE_X14Y39         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 2.971ns (51.872%)  route 2.757ns (48.128%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.608     1.126    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.783 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.783    transmitter/regREADY2_carry_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.900 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.900    transmitter/regREADY2_carry__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.017 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    transmitter/regREADY2_carry__1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.134 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.134    transmitter/regREADY2_carry__2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.251 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.251    transmitter/regREADY2_carry__3_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.368 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.368    transmitter/regREADY2_carry__4_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.600 f  transmitter/regREADY2_carry__5/O[0]
                         net (fo=4, routed)           1.022     3.622    transmitter/in8[25]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.295     3.917 r  transmitter/regREADY1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     3.917    transmitter/regREADY1_carry__2_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.449 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.126     5.576    transmitter/regREADY1_carry__2_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I1_O)        0.152     5.728 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     5.728    transmitter/regREADY_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[4]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[4]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[4]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.104     0.318 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/regTX[5]
    SLICE_X47Y35         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[7]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[7]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[7]
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.104     0.318 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/regTX[8]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[0]/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[0]/Q
                         net (fo=1, routed)           0.136     0.277    transmitter/regTX_reg_n_0_[0]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.048     0.325 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    transmitter/regTX[1]
    SLICE_X47Y35         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[2]/C
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[2]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[2]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[3]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[28]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[28]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[28]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[29]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regSDIN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.247ns (68.388%)  route 0.114ns (31.612%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[31]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[31]/Q
                         net (fo=1, routed)           0.114     0.262    transmitter/p_0_in
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.361 r  transmitter//i_/O
                         net (fo=1, routed)           0.000     0.361    transmitter/regSDIN
    SLICE_X10Y37         FDRE                                         r  transmitter/regSDIN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.226ns (62.053%)  route 0.138ns (37.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[9]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[9]/Q
                         net (fo=1, routed)           0.138     0.266    transmitter/regTX_reg_n_0_[9]
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.098     0.364 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000     0.364    transmitter/regTX[10]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[0]/C
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmitter/bitCounter_reg[0]/Q
                         net (fo=4, routed)           0.180     0.321    transmitter/bitCounter_reg_n_0_[0]
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  transmitter/bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    transmitter/in8__0[0]
    SLICE_X31Y35         FDRE                                         r  transmitter/bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[11]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[11]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[11]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[12]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[14]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[14]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[15]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.624ns (44.114%)  route 4.591ns (55.886%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    42.268    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    38.935 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    40.596    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.692 f  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          2.930    43.622    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    47.150 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.150    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 4.434ns (51.773%)  route 4.130ns (48.227%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X30Y49         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.535     2.622    clock/wireSCLK
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.148     2.770 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.595     6.365    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768    10.133 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.133    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.255ns (50.413%)  route 1.234ns (49.587%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.748     0.750    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     1.979 r  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    MCLK
    G13                                                               r  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.538ns (52.212%)  route 1.407ns (47.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X30Y49         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.177     0.907    clock/wireSCLK
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.043     0.950 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.230     2.180    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.331     3.511 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.511    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    26.577    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    23.245 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    24.906    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    26.577    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.243ns (15.466%)  route 6.794ns (84.534%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.841     9.415    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     9.539 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.539    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     9.753 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.001    11.754    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.297    12.051 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.951    13.003    transmitter/douta[10]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.152    13.155 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000    13.155    transmitter/regTX[26]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 1.215ns (15.170%)  route 6.794ns (84.830%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.841     9.415    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     9.539 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.539    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     9.753 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.001    11.754    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.297    12.051 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.951    13.003    transmitter/douta[10]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.124    13.127 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000    13.127    transmitter/regTX[10]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 1.272ns (16.009%)  route 6.673ns (83.991%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.723     9.297    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     9.421 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.421    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I0_O)      0.241     9.662 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.976    11.638    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.298    11.936 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.974    12.910    transmitter/douta[8]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.153    13.063 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000    13.063    transmitter/regTX[8]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 1.243ns (15.702%)  route 6.673ns (84.298%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.723     9.297    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     9.421 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.421    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I0_O)      0.241     9.662 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.976    11.638    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.298    11.936 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.974    12.910    transmitter/douta[8]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.124    13.034 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000    13.034    transmitter/regTX[24]
    SLICE_X11Y35         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 1.241ns (16.204%)  route 6.418ns (83.796%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.826     9.400    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I2_O)        0.124     9.524 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.524    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X9Y66          MUXF7 (Prop_muxf7_I0_O)      0.212     9.736 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.991    11.727    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.299    12.026 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.600    12.626    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.150    12.776 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000    12.776    transmitter/regTX[30]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 1.215ns (15.919%)  route 6.418ns (84.081%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.826     9.400    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I2_O)        0.124     9.524 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.524    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X9Y66          MUXF7 (Prop_muxf7_I0_O)      0.212     9.736 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.991    11.727    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.299    12.026 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.600    12.626    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124    12.750 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000    12.750    transmitter/regTX[14]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 1.243ns (16.797%)  route 6.157ns (83.203%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.839     9.413    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.124     9.537 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.537    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I1_O)      0.214     9.751 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.501    11.252    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.297    11.549 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=2, routed)           0.817    12.366    transmitter/douta[12]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.152    12.518 r  transmitter/regTX[28]_i_1/O
                         net (fo=1, routed)           0.000    12.518    transmitter/regTX[28]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 1.215ns (16.481%)  route 6.157ns (83.519%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.566     5.118    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.839     9.413    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.124     9.537 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.537    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I1_O)      0.214     9.751 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.501    11.252    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.297    11.549 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=2, routed)           0.817    12.366    transmitter/douta[12]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.490 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000    12.490    transmitter/regTX[12]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 1.271ns (17.344%)  route 6.057ns (82.656%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.114    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.570 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.661     9.231    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.124     9.355 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.355    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I0_O)      0.241     9.596 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           1.597    11.193    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.298    11.491 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.799    12.290    transmitter/douta[15]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.152    12.442 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000    12.442    transmitter/regTX[31]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 1.243ns (17.027%)  route 6.057ns (82.973%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.114    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y36         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.570 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=67, routed)          3.661     9.231    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.124     9.355 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.355    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I0_O)      0.241     9.596 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           1.597    11.193    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.298    11.491 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.799    12.290    transmitter/douta[15]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124    12.414 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000    12.414    transmitter/regTX[15]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.231ns (27.349%)  route 0.614ns (72.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.390     2.005    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.050 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.224     2.274    transmitter/douta[0]
    SLICE_X47Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.319 r  transmitter/regTX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.319    transmitter/regTX[0]
    SLICE_X47Y36         FDRE                                         r  transmitter/regTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.234ns (27.607%)  route 0.614ns (72.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.390     2.005    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.050 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.224     2.274    transmitter/douta[0]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.048     2.322 r  transmitter/regTX[16]_i_1/O
                         net (fo=1, routed)           0.000     2.322    transmitter/regTX[16]
    SLICE_X47Y36         FDRE                                         r  transmitter/regTX_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.229ns (24.387%)  route 0.710ns (75.613%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.497     2.112    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.213     2.370    transmitter/douta[2]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.043     2.413 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     2.413    transmitter/regTX[2]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.231ns (24.548%)  route 0.710ns (75.452%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.497     2.112    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.213     2.370    transmitter/douta[2]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.045     2.415 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     2.415    transmitter/regTX[18]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.230ns (24.187%)  route 0.721ns (75.813%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.496     2.111    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.156 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.225     2.381    transmitter/douta[3]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.044     2.425 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     2.425    transmitter/regTX[3]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.231ns (24.267%)  route 0.721ns (75.733%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.496     2.111    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.156 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.225     2.381    transmitter/douta[3]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.045     2.426 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     2.426    transmitter/regTX[19]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.231ns (23.321%)  route 0.760ns (76.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.564     2.180    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X8Y35          LUT6 (Prop_lut6_I2_O)        0.045     2.225 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.195     2.420    transmitter/douta[13]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.045     2.465 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     2.465    transmitter/regTX[13]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.235ns (23.630%)  route 0.760ns (76.370%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.564     2.180    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X8Y35          LUT6 (Prop_lut6_I2_O)        0.045     2.225 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.195     2.420    transmitter/douta[13]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.049     2.469 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     2.469    transmitter/regTX[29]
    SLICE_X10Y35         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.231ns (22.503%)  route 0.796ns (77.497%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.595     2.211    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.045     2.256 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.200     2.456    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.045     2.501 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000     2.501    transmitter/regTX[14]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.232ns (22.579%)  route 0.796ns (77.421%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y35         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.595     2.211    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.045     2.256 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=2, routed)           0.200     2.456    transmitter/douta[14]
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.046     2.502 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     2.502    transmitter/regTX[30]
    SLICE_X10Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.591ns (21.225%)  route 5.904ns (78.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     7.495    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.591ns (21.225%)  route 5.904ns (78.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     7.495    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.591ns (21.225%)  route 5.904ns (78.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     7.495    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.591ns (21.225%)  route 5.904ns (78.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.117     7.495    clock/counter[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y47         FDRE                                         r  clock/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.591ns (21.489%)  route 5.812ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     7.403    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.591ns (21.489%)  route 5.812ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     7.403    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.591ns (21.489%)  route 5.812ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     7.403    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.591ns (21.489%)  route 5.812ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.025     7.403    clock/counter[0]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y48         FDRE                                         r  clock/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.591ns (21.632%)  route 5.763ns (78.368%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.976     7.354    clock/counter[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.591ns (21.632%)  route 5.763ns (78.368%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.787     6.254    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.976     7.354    clock/counter[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448     1.451    clock/MCLK
    SLICE_X28Y49         FDRE                                         r  clock/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.280ns (11.450%)  route 2.164ns (88.550%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.164     2.399    clock/LED1_OBUF
    SLICE_X30Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.444 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.444    clock/regSCLK_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X30Y49         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.280ns (11.080%)  route 2.246ns (88.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.525    clock/counter[0]_i_1_n_0
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831     0.832    clock/MCLK
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.280ns (11.080%)  route 2.246ns (88.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.525    clock/counter[0]_i_1_n_0
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831     0.832    clock/MCLK
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.280ns (11.080%)  route 2.246ns (88.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.525    clock/counter[0]_i_1_n_0
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831     0.832    clock/MCLK
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.280ns (11.080%)  route 2.246ns (88.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.525    clock/counter[0]_i_1_n_0
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831     0.832    clock/MCLK
    SLICE_X28Y53         FDRE                                         r  clock/counter_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.280ns (11.047%)  route 2.253ns (88.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.533    clock/counter[0]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.280ns (11.047%)  route 2.253ns (88.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.533    clock/counter[0]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.280ns (11.047%)  route 2.253ns (88.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.533    clock/counter[0]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.280ns (11.047%)  route 2.253ns (88.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.533    clock/counter[0]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y52         FDRE                                         r  clock/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.534ns  (logic 0.280ns (11.041%)  route 2.255ns (88.959%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.047     2.282    clock/LED1_OBUF
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.327 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.207     2.534    clock/counter[0]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.833    clock/MCLK
    SLICE_X28Y51         FDRE                                         r  clock/counter_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.612ns  (logic 5.137ns (44.239%)  route 6.475ns (55.761%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.742    11.239    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.373    11.612 r  rom/address[7]_i_1/O
                         net (fo=1, routed)           0.000    11.612    rom/nextAddress[7]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.608ns  (logic 5.137ns (44.252%)  route 6.471ns (55.748%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.739    11.235    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.373    11.608 r  rom/address[13]_i_1/O
                         net (fo=1, routed)           0.000    11.608    rom/nextAddress[13]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.608ns  (logic 5.137ns (44.254%)  route 6.471ns (55.746%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.738    11.235    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.373    11.608 r  rom/address[10]_i_1/O
                         net (fo=1, routed)           0.000    11.608    rom/nextAddress[10]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.607ns  (logic 5.132ns (44.215%)  route 6.475ns (55.785%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.742    11.239    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.368    11.607 r  rom/address[8]_i_1/O
                         net (fo=1, routed)           0.000    11.607    rom/nextAddress[8]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[8]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 5.137ns (44.267%)  route 6.467ns (55.733%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.735    11.231    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.373    11.604 r  rom/address[11]_i_1/O
                         net (fo=1, routed)           0.000    11.604    rom/nextAddress[11]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.603ns  (logic 5.132ns (44.228%)  route 6.471ns (55.772%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.739    11.235    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.368    11.603 r  rom/address[14]_i_1/O
                         net (fo=1, routed)           0.000    11.603    rom/nextAddress[14]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.602ns  (logic 5.131ns (44.226%)  route 6.471ns (55.774%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.738    11.235    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.367    11.602 r  rom/address[9]_i_1/O
                         net (fo=1, routed)           0.000    11.602    rom/nextAddress[9]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[9]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.598ns  (logic 5.131ns (44.238%)  route 6.467ns (55.762%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.735    11.231    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.367    11.598 r  rom/address[12]_i_1/O
                         net (fo=1, routed)           0.000    11.598    rom/nextAddress[12]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.538ns  (logic 5.038ns (43.663%)  route 6.500ns (56.337%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.898 f  rom/address_reg[6]_i_2/O[0]
                         net (fo=2, routed)           0.637     7.535    rom/nextAddress0[4]
    SLICE_X31Y51         LUT1 (Prop_lut1_I0_O)        0.295     7.830 r  rom/address[6]_i_6/O
                         net (fo=1, routed)           0.000     7.830    rom/address[6]_i_6_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.362 r  rom/address_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.362    rom/address_reg[6]_i_1_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.696 r  rom/address_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.509     9.205    rom/address_reg[11]_i_2_n_6
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     9.906 r  rom/address_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.906    rom/address_reg[10]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  rom/address_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.020    rom/address_reg[14]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.354 r  rom/address_reg[18]_i_2/O[1]
                         net (fo=1, routed)           0.853    11.207    rom/address_reg[18]_i_2_n_6
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.331    11.538 r  rom/address[16]_i_1/O
                         net (fo=1, routed)           0.000    11.538    rom/nextAddress[16]
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.803    rom/CLK100MHZ
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[16]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            rom/address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.459ns  (logic 5.137ns (44.828%)  route 6.322ns (55.172%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           4.501     6.042    rom/SW0_IBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.166 r  rom/address[3]_i_10/O
                         net (fo=1, routed)           0.000     6.166    rom/address[3]_i_10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.679 r  rom/address_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.679    rom/address_reg[3]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  rom/address_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.796    rom/address_reg[6]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  rom/address_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.913    rom/address_reg[11]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.132 f  rom/address_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.637     7.769    rom/nextAddress0[12]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.295     8.064 r  rom/address[15]_i_7/O
                         net (fo=1, routed)           0.000     8.064    rom/address[15]_i_7_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.596 r  rom/address_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.596    rom/address_reg[15]_i_2_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  rom/address_reg[18]_i_4/O[1]
                         net (fo=2, routed)           0.595     9.525    rom/address_reg[18]_i_4_n_6
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.226 r  rom/address_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    rom/address_reg[18]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.497 r  rom/address_reg[18]_i_3/CO[0]
                         net (fo=12, routed)          0.590    11.086    rom/address_reg[18]_i_3_n_3
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.373    11.459 r  rom/address[17]_i_1/O
                         net (fo=1, routed)           0.000    11.459    rom/nextAddress[17]
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.803    rom/CLK100MHZ
    SLICE_X33Y53         FDRE                                         r  rom/address_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bridgey/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.305%)  route 0.224ns (49.695%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.224     0.352    bridgey/READY
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.099     0.451 r  bridgey/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    bridgey/FSM_sequential_currState[0]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  bridgey/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.991    bridgey/CLK100MHZ
    SLICE_X33Y42         FDRE                                         r  bridgey/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bridgey/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.742%)  route 0.224ns (49.258%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.224     0.352    bridgey/READY
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.103     0.455 r  bridgey/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    bridgey/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  bridgey/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.991    bridgey/CLK100MHZ
    SLICE_X33Y42         FDRE                                         r  bridgey/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bridgey/DIN_INCREMENT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.227ns (45.107%)  route 0.276ns (54.893%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.276     0.404    bridgey/READY
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.099     0.503 r  bridgey/DIN_INCREMENT_i_1/O
                         net (fo=1, routed)           0.000     0.503    bridgey/DIN_INCREMENT_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  bridgey/DIN_INCREMENT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.991    bridgey/CLK100MHZ
    SLICE_X33Y42         FDRE                                         r  bridgey/DIN_INCREMENT_reg/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.045ns (3.141%)  route 1.388ns (96.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.205     1.433    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X36Y52         FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X36Y52         FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.045ns (2.856%)  route 1.530ns (97.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.348     1.575    rom/SR[0]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[11]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.045ns (2.856%)  route 1.530ns (97.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.348     1.575    rom/SR[0]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[12]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.045ns (2.856%)  route 1.530ns (97.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.348     1.575    rom/SR[0]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[13]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.045ns (2.856%)  route 1.530ns (97.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.348     1.575    rom/SR[0]
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y52         FDRE                                         r  rom/address_reg[14]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.045ns (2.744%)  route 1.595ns (97.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.412     1.640    rom/SR[0]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[10]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.045ns (2.744%)  route 1.595ns (97.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.183     1.183    clock/locked
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.228 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.412     1.640    rom/SR[0]
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    rom/CLK100MHZ
    SLICE_X33Y51         FDRE                                         r  rom/address_reg[7]/C





