/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_CONTROL_CORE_PAD_IO_H
#define CSLR_CONTROL_CORE_PAD_IO_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 PAD_GPMC_AD0;
    volatile Uint32 PAD_GPMC_AD1;
    volatile Uint32 PAD_GPMC_AD2;
    volatile Uint32 PAD_GPMC_AD3;
    volatile Uint32 PAD_GPMC_AD4;
    volatile Uint32 PAD_GPMC_AD5;
    volatile Uint32 PAD_GPMC_AD6;
    volatile Uint32 PAD_GPMC_AD7;
    volatile Uint32 PAD_GPMC_AD8;
    volatile Uint32 PAD_GPMC_AD9;
    volatile Uint32 PAD_GPMC_AD10;
    volatile Uint32 PAD_GPMC_AD11;
    volatile Uint32 PAD_GPMC_AD12;
    volatile Uint32 PAD_GPMC_AD13;
    volatile Uint32 PAD_GPMC_AD14;
    volatile Uint32 PAD_GPMC_AD15;
    volatile Uint32 PAD_GPMC_A0;
    volatile Uint32 PAD_GPMC_A1;
    volatile Uint32 PAD_GPMC_A2;
    volatile Uint32 PAD_GPMC_A3;
    volatile Uint32 PAD_GPMC_A4;
    volatile Uint32 PAD_GPMC_A5;
    volatile Uint32 PAD_GPMC_A6;
    volatile Uint32 PAD_GPMC_A7;
    volatile Uint32 PAD_GPMC_A8;
    volatile Uint32 PAD_GPMC_A9;
    volatile Uint32 PAD_GPMC_A10;
    volatile Uint32 PAD_GPMC_A11;
    volatile Uint32 PAD_GPMC_A12;
    volatile Uint32 PAD_GPMC_A13;
    volatile Uint32 PAD_GPMC_A14;
    volatile Uint32 PAD_GPMC_A15;
    volatile Uint32 PAD_GPMC_A16;
    volatile Uint32 PAD_GPMC_A17;
    volatile Uint32 PAD_GPMC_A18;
    volatile Uint32 PAD_GPMC_A19;
    volatile Uint32 PAD_GPMC_A20;
    volatile Uint32 PAD_GPMC_A21;
    volatile Uint32 PAD_GPMC_A22;
    volatile Uint32 PAD_GPMC_A23;
    volatile Uint32 PAD_GPMC_A24;
    volatile Uint32 PAD_GPMC_A25;
    volatile Uint32 PAD_GPMC_A26;
    volatile Uint32 PAD_GPMC_A27;
    volatile Uint32 PAD_GPMC_CS1;
    volatile Uint32 PAD_GPMC_CS0;
    volatile Uint32 PAD_GPMC_CS2;
    volatile Uint32 PAD_GPMC_CS3;
    volatile Uint32 PAD_GPMC_CLK;
    volatile Uint32 PAD_GPMC_ADVN_ALE;
    volatile Uint32 PAD_GPMC_OEN_REN;
    volatile Uint32 PAD_GPMC_WEN;
    volatile Uint32 PAD_GPMC_BEN0;
    volatile Uint32 PAD_GPMC_BEN1;
    volatile Uint32 PAD_GPMC_WAIT0;
    volatile Uint32 PAD_VIN1A_CLK0;
    volatile Uint32 PAD_VIN1B_CLK1;
    volatile Uint32 PAD_VIN1A_DE0;
    volatile Uint32 PAD_VIN1A_FLD0;
    volatile Uint32 PAD_VIN1A_HSYNC0;
    volatile Uint32 PAD_VIN1A_VSYNC0;
    volatile Uint32 PAD_VIN1A_D0;
    volatile Uint32 PAD_VIN1A_D1;
    volatile Uint32 PAD_VIN1A_D2;
    volatile Uint32 PAD_VIN1A_D3;
    volatile Uint32 PAD_VIN1A_D4;
    volatile Uint32 PAD_VIN1A_D5;
    volatile Uint32 PAD_VIN1A_D6;
    volatile Uint32 PAD_VIN1A_D7;
    volatile Uint32 PAD_VIN1A_D8;
    volatile Uint32 PAD_VIN1A_D9;
    volatile Uint32 PAD_VIN1A_D10;
    volatile Uint32 PAD_VIN1A_D11;
    volatile Uint32 PAD_VIN1A_D12;
    volatile Uint32 PAD_VIN1A_D13;
    volatile Uint32 PAD_VIN1A_D14;
    volatile Uint32 PAD_VIN1A_D15;
    volatile Uint32 PAD_VIN1A_D16;
    volatile Uint32 PAD_VIN1A_D17;
    volatile Uint32 PAD_VIN1A_D18;
    volatile Uint32 PAD_VIN1A_D19;
    volatile Uint32 PAD_VIN1A_D20;
    volatile Uint32 PAD_VIN1A_D21;
    volatile Uint32 PAD_VIN1A_D22;
    volatile Uint32 PAD_VIN1A_D23;
    volatile Uint32 PAD_VIN2A_CLK0;
    volatile Uint32 PAD_VIN2A_DE0;
    volatile Uint32 PAD_VIN2A_FLD0;
    volatile Uint32 PAD_VIN2A_HSYNC0;
    volatile Uint32 PAD_VIN2A_VSYNC0;
    volatile Uint32 PAD_VIN2A_D0;
    volatile Uint32 PAD_VIN2A_D1;
    volatile Uint32 PAD_VIN2A_D2;
    volatile Uint32 PAD_VIN2A_D3;
    volatile Uint32 PAD_VIN2A_D4;
    volatile Uint32 PAD_VIN2A_D5;
    volatile Uint32 PAD_VIN2A_D6;
    volatile Uint32 PAD_VIN2A_D7;
    volatile Uint32 PAD_VIN2A_D8;
    volatile Uint32 PAD_VIN2A_D9;
    volatile Uint32 PAD_VIN2A_D10;
    volatile Uint32 PAD_VIN2A_D11;
    volatile Uint32 PAD_VIN2A_D12;
    volatile Uint32 PAD_VIN2A_D13;
    volatile Uint32 PAD_VIN2A_D14;
    volatile Uint32 PAD_VIN2A_D15;
    volatile Uint32 PAD_VIN2A_D16;
    volatile Uint32 PAD_VIN2A_D17;
    volatile Uint32 PAD_VIN2A_D18;
    volatile Uint32 PAD_VIN2A_D19;
    volatile Uint32 PAD_VIN2A_D20;
    volatile Uint32 PAD_VIN2A_D21;
    volatile Uint32 PAD_VIN2A_D22;
    volatile Uint32 PAD_VIN2A_D23;
    volatile Uint32 PAD_VOUT1_CLK;
    volatile Uint32 PAD_VOUT1_DE;
    volatile Uint32 PAD_VOUT1_FLD;
    volatile Uint32 PAD_VOUT1_HSYNC;
    volatile Uint32 PAD_VOUT1_VSYNC;
    volatile Uint32 PAD_VOUT1_D0;
    volatile Uint32 PAD_VOUT1_D1;
    volatile Uint32 PAD_VOUT1_D2;
    volatile Uint32 PAD_VOUT1_D3;
    volatile Uint32 PAD_VOUT1_D4;
    volatile Uint32 PAD_VOUT1_D5;
    volatile Uint32 PAD_VOUT1_D6;
    volatile Uint32 PAD_VOUT1_D7;
    volatile Uint32 PAD_VOUT1_D8;
    volatile Uint32 PAD_VOUT1_D9;
    volatile Uint32 PAD_VOUT1_D10;
    volatile Uint32 PAD_VOUT1_D11;
    volatile Uint32 PAD_VOUT1_D12;
    volatile Uint32 PAD_VOUT1_D13;
    volatile Uint32 PAD_VOUT1_D14;
    volatile Uint32 PAD_VOUT1_D15;
    volatile Uint32 PAD_VOUT1_D16;
    volatile Uint32 PAD_VOUT1_D17;
    volatile Uint32 PAD_VOUT1_D18;
    volatile Uint32 PAD_VOUT1_D19;
    volatile Uint32 PAD_VOUT1_D20;
    volatile Uint32 PAD_VOUT1_D21;
    volatile Uint32 PAD_VOUT1_D22;
    volatile Uint32 PAD_VOUT1_D23;
    volatile Uint32 PAD_MDIO_MCLK;
    volatile Uint32 PAD_MDIO_D;
    volatile Uint32 PAD_RMII_MHZ_50_CLK;
    volatile Uint32 PAD_UART3_RXD;
    volatile Uint32 PAD_UART3_TXD;
    volatile Uint32 PAD_RGMII0_TXC;
    volatile Uint32 PAD_RGMII0_TXCTL;
    volatile Uint32 PAD_RGMII0_TXD3;
    volatile Uint32 PAD_RGMII0_TXD2;
    volatile Uint32 PAD_RGMII0_TXD1;
    volatile Uint32 PAD_RGMII0_TXD0;
    volatile Uint32 PAD_RGMII0_RXC;
    volatile Uint32 PAD_RGMII0_RXCTL;
    volatile Uint32 PAD_RGMII0_RXD3;
    volatile Uint32 PAD_RGMII0_RXD2;
    volatile Uint32 PAD_RGMII0_RXD1;
    volatile Uint32 PAD_RGMII0_RXD0;
    volatile Uint32 PAD_USB1_DRVVBUS;
    volatile Uint32 PAD_USB2_DRVVBUS;
    volatile Uint32 PAD_GPIO6_14;
    volatile Uint32 PAD_GPIO6_15;
    volatile Uint32 PAD_GPIO6_16;
    volatile Uint32 PAD_XREF_CLK0;
    volatile Uint32 PAD_XREF_CLK1;
    volatile Uint32 PAD_XREF_CLK2;
    volatile Uint32 PAD_XREF_CLK3;
    volatile Uint32 PAD_MCASP1_ACLKX;
    volatile Uint32 PAD_MCASP1_FSX;
    volatile Uint32 PAD_MCASP1_ACLKR;
    volatile Uint32 PAD_MCASP1_FSR;
    volatile Uint32 PAD_MCASP1_AXR0;
    volatile Uint32 PAD_MCASP1_AXR1;
    volatile Uint32 PAD_MCASP1_AXR2;
    volatile Uint32 PAD_MCASP1_AXR3;
    volatile Uint32 PAD_MCASP1_AXR4;
    volatile Uint32 PAD_MCASP1_AXR5;
    volatile Uint32 PAD_MCASP1_AXR6;
    volatile Uint32 PAD_MCASP1_AXR7;
    volatile Uint32 PAD_MCASP1_AXR8;
    volatile Uint32 PAD_MCASP1_AXR9;
    volatile Uint32 PAD_MCASP1_AXR10;
    volatile Uint32 PAD_MCASP1_AXR11;
    volatile Uint32 PAD_MCASP1_AXR12;
    volatile Uint32 PAD_MCASP1_AXR13;
    volatile Uint32 PAD_MCASP1_AXR14;
    volatile Uint32 PAD_MCASP1_AXR15;
    volatile Uint32 PAD_MCASP2_ACLKX;
    volatile Uint32 PAD_MCASP2_FSX;
    volatile Uint32 PAD_MCASP2_ACLKR;
    volatile Uint32 PAD_MCASP2_FSR;
    volatile Uint32 PAD_MCASP2_AXR0;
    volatile Uint32 PAD_MCASP2_AXR1;
    volatile Uint32 PAD_MCASP2_AXR2;
    volatile Uint32 PAD_MCASP2_AXR3;
    volatile Uint32 PAD_MCASP2_AXR4;
    volatile Uint32 PAD_MCASP2_AXR5;
    volatile Uint32 PAD_MCASP2_AXR6;
    volatile Uint32 PAD_MCASP2_AXR7;
    volatile Uint32 PAD_MCASP3_ACLKX;
    volatile Uint32 PAD_MCASP3_FSX;
    volatile Uint32 PAD_MCASP3_AXR0;
    volatile Uint32 PAD_MCASP3_AXR1;
    volatile Uint32 PAD_MCASP4_ACLKX;
    volatile Uint32 PAD_MCASP4_FSX;
    volatile Uint32 PAD_MCASP4_AXR0;
    volatile Uint32 PAD_MCASP4_AXR1;
    volatile Uint32 PAD_MCASP5_ACLKX;
    volatile Uint32 PAD_MCASP5_FSX;
    volatile Uint32 PAD_MCASP5_AXR0;
    volatile Uint32 PAD_MCASP5_AXR1;
    volatile Uint32 PAD_MMC1_CLK;
    volatile Uint32 PAD_MMC1_CMD;
    volatile Uint32 PAD_MMC1_DAT0;
    volatile Uint32 PAD_MMC1_DAT1;
    volatile Uint32 PAD_MMC1_DAT2;
    volatile Uint32 PAD_MMC1_DAT3;
    volatile Uint32 PAD_MMC1_SDCD;
    volatile Uint32 PAD_MMC1_SDWP;
    volatile Uint32 PAD_GPIO6_10;
    volatile Uint32 PAD_GPIO6_11;
    volatile Uint32 PAD_MMC3_CLK;
    volatile Uint32 PAD_MMC3_CMD;
    volatile Uint32 PAD_MMC3_DAT0;
    volatile Uint32 PAD_MMC3_DAT1;
    volatile Uint32 PAD_MMC3_DAT2;
    volatile Uint32 PAD_MMC3_DAT3;
    volatile Uint32 PAD_MMC3_DAT4;
    volatile Uint32 PAD_MMC3_DAT5;
    volatile Uint32 PAD_MMC3_DAT6;
    volatile Uint32 PAD_MMC3_DAT7;
    volatile Uint32 PAD_SPI1_SCLK;
    volatile Uint32 PAD_SPI1_D1;
    volatile Uint32 PAD_SPI1_D0;
    volatile Uint32 PAD_SPI1_CS0;
    volatile Uint32 PAD_SPI1_CS1;
    volatile Uint32 PAD_SPI1_CS2;
    volatile Uint32 PAD_SPI1_CS3;
    volatile Uint32 PAD_SPI2_SCLK;
    volatile Uint32 PAD_SPI2_D1;
    volatile Uint32 PAD_SPI2_D0;
    volatile Uint32 PAD_SPI2_CS0;
    volatile Uint32 PAD_DCAN1_TX;
    volatile Uint32 PAD_DCAN1_RX;
    volatile Uint32 PAD_DCAN2_TX;
    volatile Uint32 PAD_DCAN2_RX;
    volatile Uint32 PAD_UART1_RXD;
    volatile Uint32 PAD_UART1_TXD;
    volatile Uint32 PAD_UART1_CTSN;
    volatile Uint32 PAD_UART1_RTSN;
    volatile Uint32 PAD_UART2_RXD;
    volatile Uint32 PAD_UART2_TXD;
    volatile Uint32 PAD_UART2_CTSN;
    volatile Uint32 PAD_UART2_RTSN;
    volatile Uint32 PAD_I2C1_SDA;
    volatile Uint32 PAD_I2C1_SCL;
    volatile Uint32 PAD_I2C2_SDA;
    volatile Uint32 PAD_I2C2_SCL;
    volatile Uint32 PAD_I2C3_SDA;
    volatile Uint32 PAD_I2C3_SCL;
    volatile Uint32 PAD_WAKEUP0;
    volatile Uint32 PAD_WAKEUP1;
    volatile Uint32 PAD_WAKEUP2;
    volatile Uint32 PAD_WAKEUP3;
    volatile Uint32 PAD_ON_OFF;
    volatile Uint32 PAD_RTC_PORZ;
    volatile Uint32 PAD_TMS;
    volatile Uint32 PAD_TDI;
    volatile Uint32 PAD_TDO;
    volatile Uint32 PAD_TCLK;
    volatile Uint32 PAD_TRSTN;
    volatile Uint32 PAD_RTCK;
    volatile Uint32 PAD_EMU0;
    volatile Uint32 PAD_EMU1;
    volatile Uint32 PAD_EMU2;
    volatile Uint32 PAD_EMU3;
    volatile Uint32 PAD_EMU4;
    volatile Uint32 PAD_RESETN;
    volatile Uint32 PAD_NMIN;
    volatile Uint32 PAD_RSTOUTN;
    volatile Uint32 PADCONF_WAKEUPEVENT_0;
    volatile Uint32 PADCONF_WAKEUPEVENT_1;
    volatile Uint32 PADCONF_WAKEUPEVENT_2;
    volatile Uint32 PADCONF_WAKEUPEVENT_3;
    volatile Uint32 PADCONF_WAKEUPEVENT_4;
    volatile Uint32 PADCONF_WAKEUPEVENT_5;
    volatile Uint32 PADCONF_WAKEUPEVENT_6;
    volatile Uint32 PADCONF_WAKEUPEVENT_7;
    volatile Uint32 PADCONF_WAKEUPEVENT_8;
} CSL_control_core_pad_ioRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* PAD_GPMC_AD0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0                    (0x0U)

/* PAD_GPMC_AD1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1                    (0x4U)

/* PAD_GPMC_AD2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2                    (0x8U)

/* PAD_GPMC_AD3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3                    (0xCU)

/* PAD_GPMC_AD4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4                    (0x10U)

/* PAD_GPMC_AD5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5                    (0x14U)

/* PAD_GPMC_AD6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6                    (0x18U)

/* PAD_GPMC_AD7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7                    (0x1CU)

/* PAD_GPMC_AD8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8                    (0x20U)

/* PAD_GPMC_AD9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9                    (0x24U)

/* PAD_GPMC_AD10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10                   (0x28U)

/* PAD_GPMC_AD11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11                   (0x2CU)

/* PAD_GPMC_AD12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12                   (0x30U)

/* PAD_GPMC_AD13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13                   (0x34U)

/* PAD_GPMC_AD14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14                   (0x38U)

/* PAD_GPMC_AD15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15                   (0x3CU)

/* PAD_GPMC_A0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0                     (0x40U)

/* PAD_GPMC_A1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1                     (0x44U)

/* PAD_GPMC_A2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2                     (0x48U)

/* PAD_GPMC_A3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3                     (0x4CU)

/* PAD_GPMC_A4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4                     (0x50U)

/* PAD_GPMC_A5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5                     (0x54U)

/* PAD_GPMC_A6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6                     (0x58U)

/* PAD_GPMC_A7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7                     (0x5CU)

/* PAD_GPMC_A8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8                     (0x60U)

/* PAD_GPMC_A9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9                     (0x64U)

/* PAD_GPMC_A10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10                    (0x68U)

/* PAD_GPMC_A11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11                    (0x6CU)

/* PAD_GPMC_A12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12                    (0x70U)

/* PAD_GPMC_A13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13                    (0x74U)

/* PAD_GPMC_A14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14                    (0x78U)

/* PAD_GPMC_A15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15                    (0x7CU)

/* PAD_GPMC_A16 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16                    (0x80U)

/* PAD_GPMC_A17 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17                    (0x84U)

/* PAD_GPMC_A18 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18                    (0x88U)

/* PAD_GPMC_A19 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19                    (0x8CU)

/* PAD_GPMC_A20 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20                    (0x90U)

/* PAD_GPMC_A21 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21                    (0x94U)

/* PAD_GPMC_A22 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22                    (0x98U)

/* PAD_GPMC_A23 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23                    (0x9CU)

/* PAD_GPMC_A24 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24                    (0xA0U)

/* PAD_GPMC_A25 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25                    (0xA4U)

/* PAD_GPMC_A26 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26                    (0xA8U)

/* PAD_GPMC_A27 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27                    (0xACU)

/* PAD_GPMC_CS1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1                    (0xB0U)

/* PAD_GPMC_CS0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0                    (0xB4U)

/* PAD_GPMC_CS2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2                    (0xB8U)

/* PAD_GPMC_CS3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3                    (0xBCU)

/* PAD_GPMC_CLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK                    (0xC0U)

/* PAD_GPMC_ADVN_ALE */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE               (0xC4U)

/* PAD_GPMC_OEN_REN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN                (0xC8U)

/* PAD_GPMC_WEN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN                    (0xCCU)

/* PAD_GPMC_BEN0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0                   (0xD0U)

/* PAD_GPMC_BEN1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1                   (0xD4U)

/* PAD_GPMC_WAIT0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0                  (0xD8U)

/* PAD_VIN1A_CLK0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0                  (0xDCU)

/* PAD_VIN1B_CLK1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1                  (0xE0U)

/* PAD_VIN1A_DE0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0                   (0xE4U)

/* PAD_VIN1A_FLD0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0                  (0xE8U)

/* PAD_VIN1A_HSYNC0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0                (0xECU)

/* PAD_VIN1A_VSYNC0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0                (0xF0U)

/* PAD_VIN1A_D0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0                    (0xF4U)

/* PAD_VIN1A_D1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1                    (0xF8U)

/* PAD_VIN1A_D2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2                    (0xFCU)

/* PAD_VIN1A_D3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3                    (0x100U)

/* PAD_VIN1A_D4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4                    (0x104U)

/* PAD_VIN1A_D5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5                    (0x108U)

/* PAD_VIN1A_D6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6                    (0x10CU)

/* PAD_VIN1A_D7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7                    (0x110U)

/* PAD_VIN1A_D8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8                    (0x114U)

/* PAD_VIN1A_D9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9                    (0x118U)

/* PAD_VIN1A_D10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10                   (0x11CU)

/* PAD_VIN1A_D11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11                   (0x120U)

/* PAD_VIN1A_D12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12                   (0x124U)

/* PAD_VIN1A_D13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13                   (0x128U)

/* PAD_VIN1A_D14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14                   (0x12CU)

/* PAD_VIN1A_D15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15                   (0x130U)

/* PAD_VIN1A_D16 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16                   (0x134U)

/* PAD_VIN1A_D17 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17                   (0x138U)

/* PAD_VIN1A_D18 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18                   (0x13CU)

/* PAD_VIN1A_D19 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19                   (0x140U)

/* PAD_VIN1A_D20 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20                   (0x144U)

/* PAD_VIN1A_D21 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21                   (0x148U)

/* PAD_VIN1A_D22 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22                   (0x14CU)

/* PAD_VIN1A_D23 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23                   (0x150U)

/* PAD_VIN2A_CLK0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0                  (0x154U)

/* PAD_VIN2A_DE0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0                   (0x158U)

/* PAD_VIN2A_FLD0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0                  (0x15CU)

/* PAD_VIN2A_HSYNC0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0                (0x160U)

/* PAD_VIN2A_VSYNC0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0                (0x164U)

/* PAD_VIN2A_D0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0                    (0x168U)

/* PAD_VIN2A_D1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1                    (0x16CU)

/* PAD_VIN2A_D2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2                    (0x170U)

/* PAD_VIN2A_D3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3                    (0x174U)

/* PAD_VIN2A_D4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4                    (0x178U)

/* PAD_VIN2A_D5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5                    (0x17CU)

/* PAD_VIN2A_D6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6                    (0x180U)

/* PAD_VIN2A_D7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7                    (0x184U)

/* PAD_VIN2A_D8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8                    (0x188U)

/* PAD_VIN2A_D9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9                    (0x18CU)

/* PAD_VIN2A_D10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10                   (0x190U)

/* PAD_VIN2A_D11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11                   (0x194U)

/* PAD_VIN2A_D12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12                   (0x198U)

/* PAD_VIN2A_D13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13                   (0x19CU)

/* PAD_VIN2A_D14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14                   (0x1A0U)

/* PAD_VIN2A_D15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15                   (0x1A4U)

/* PAD_VIN2A_D16 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16                   (0x1A8U)

/* PAD_VIN2A_D17 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17                   (0x1ACU)

/* PAD_VIN2A_D18 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18                   (0x1B0U)

/* PAD_VIN2A_D19 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19                   (0x1B4U)

/* PAD_VIN2A_D20 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20                   (0x1B8U)

/* PAD_VIN2A_D21 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21                   (0x1BCU)

/* PAD_VIN2A_D22 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22                   (0x1C0U)

/* PAD_VIN2A_D23 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23                   (0x1C4U)

/* PAD_VOUT1_CLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK                   (0x1C8U)

/* PAD_VOUT1_DE */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE                    (0x1CCU)

/* PAD_VOUT1_FLD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD                   (0x1D0U)

/* PAD_VOUT1_HSYNC */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC                 (0x1D4U)

/* PAD_VOUT1_VSYNC */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC                 (0x1D8U)

/* PAD_VOUT1_D0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0                    (0x1DCU)

/* PAD_VOUT1_D1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1                    (0x1E0U)

/* PAD_VOUT1_D2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2                    (0x1E4U)

/* PAD_VOUT1_D3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3                    (0x1E8U)

/* PAD_VOUT1_D4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4                    (0x1ECU)

/* PAD_VOUT1_D5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5                    (0x1F0U)

/* PAD_VOUT1_D6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6                    (0x1F4U)

/* PAD_VOUT1_D7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7                    (0x1F8U)

/* PAD_VOUT1_D8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8                    (0x1FCU)

/* PAD_VOUT1_D9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9                    (0x200U)

/* PAD_VOUT1_D10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10                   (0x204U)

/* PAD_VOUT1_D11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11                   (0x208U)

/* PAD_VOUT1_D12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12                   (0x20CU)

/* PAD_VOUT1_D13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13                   (0x210U)

/* PAD_VOUT1_D14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14                   (0x214U)

/* PAD_VOUT1_D15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15                   (0x218U)

/* PAD_VOUT1_D16 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16                   (0x21CU)

/* PAD_VOUT1_D17 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17                   (0x220U)

/* PAD_VOUT1_D18 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18                   (0x224U)

/* PAD_VOUT1_D19 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19                   (0x228U)

/* PAD_VOUT1_D20 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20                   (0x22CU)

/* PAD_VOUT1_D21 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21                   (0x230U)

/* PAD_VOUT1_D22 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22                   (0x234U)

/* PAD_VOUT1_D23 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23                   (0x238U)

/* PAD_MDIO_MCLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK                   (0x23CU)

/* PAD_MDIO_D */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D                      (0x240U)

/* PAD_RMII_MHZ_50_CLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK             (0x244U)

/* PAD_UART3_RXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD                   (0x248U)

/* PAD_UART3_TXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD                   (0x24CU)

/* PAD_RGMII0_TXC */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC                  (0x250U)

/* PAD_RGMII0_TXCTL */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL                (0x254U)

/* PAD_RGMII0_TXD3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3                 (0x258U)

/* PAD_RGMII0_TXD2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2                 (0x25CU)

/* PAD_RGMII0_TXD1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1                 (0x260U)

/* PAD_RGMII0_TXD0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0                 (0x264U)

/* PAD_RGMII0_RXC */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC                  (0x268U)

/* PAD_RGMII0_RXCTL */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL                (0x26CU)

/* PAD_RGMII0_RXD3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3                 (0x270U)

/* PAD_RGMII0_RXD2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2                 (0x274U)

/* PAD_RGMII0_RXD1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1                 (0x278U)

/* PAD_RGMII0_RXD0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0                 (0x27CU)

/* PAD_USB1_DRVVBUS */
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS                (0x280U)

/* PAD_USB2_DRVVBUS */
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS                (0x284U)

/* PAD_GPIO6_14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14                    (0x288U)

/* PAD_GPIO6_15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15                    (0x28CU)

/* PAD_GPIO6_16 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16                    (0x290U)

/* PAD_XREF_CLK0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0                   (0x294U)

/* PAD_XREF_CLK1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1                   (0x298U)

/* PAD_XREF_CLK2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2                   (0x29CU)

/* PAD_XREF_CLK3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3                   (0x2A0U)

/* PAD_MCASP1_ACLKX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX                (0x2A4U)

/* PAD_MCASP1_FSX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX                  (0x2A8U)

/* PAD_MCASP1_ACLKR */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR                (0x2ACU)

/* PAD_MCASP1_FSR */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR                  (0x2B0U)

/* PAD_MCASP1_AXR0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0                 (0x2B4U)

/* PAD_MCASP1_AXR1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1                 (0x2B8U)

/* PAD_MCASP1_AXR2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2                 (0x2BCU)

/* PAD_MCASP1_AXR3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3                 (0x2C0U)

/* PAD_MCASP1_AXR4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4                 (0x2C4U)

/* PAD_MCASP1_AXR5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5                 (0x2C8U)

/* PAD_MCASP1_AXR6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6                 (0x2CCU)

/* PAD_MCASP1_AXR7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7                 (0x2D0U)

/* PAD_MCASP1_AXR8 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8                 (0x2D4U)

/* PAD_MCASP1_AXR9 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9                 (0x2D8U)

/* PAD_MCASP1_AXR10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10                (0x2DCU)

/* PAD_MCASP1_AXR11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11                (0x2E0U)

/* PAD_MCASP1_AXR12 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12                (0x2E4U)

/* PAD_MCASP1_AXR13 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13                (0x2E8U)

/* PAD_MCASP1_AXR14 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14                (0x2ECU)

/* PAD_MCASP1_AXR15 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15                (0x2F0U)

/* PAD_MCASP2_ACLKX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX                (0x2F4U)

/* PAD_MCASP2_FSX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX                  (0x2F8U)

/* PAD_MCASP2_ACLKR */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR                (0x2FCU)

/* PAD_MCASP2_FSR */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR                  (0x300U)

/* PAD_MCASP2_AXR0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0                 (0x304U)

/* PAD_MCASP2_AXR1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1                 (0x308U)

/* PAD_MCASP2_AXR2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2                 (0x30CU)

/* PAD_MCASP2_AXR3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3                 (0x310U)

/* PAD_MCASP2_AXR4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4                 (0x314U)

/* PAD_MCASP2_AXR5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5                 (0x318U)

/* PAD_MCASP2_AXR6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6                 (0x31CU)

/* PAD_MCASP2_AXR7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7                 (0x320U)

/* PAD_MCASP3_ACLKX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX                (0x324U)

/* PAD_MCASP3_FSX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX                  (0x328U)

/* PAD_MCASP3_AXR0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0                 (0x32CU)

/* PAD_MCASP3_AXR1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1                 (0x330U)

/* PAD_MCASP4_ACLKX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX                (0x334U)

/* PAD_MCASP4_FSX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX                  (0x338U)

/* PAD_MCASP4_AXR0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0                 (0x33CU)

/* PAD_MCASP4_AXR1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1                 (0x340U)

/* PAD_MCASP5_ACLKX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX                (0x344U)

/* PAD_MCASP5_FSX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX                  (0x348U)

/* PAD_MCASP5_AXR0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0                 (0x34CU)

/* PAD_MCASP5_AXR1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1                 (0x350U)

/* PAD_MMC1_CLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK                    (0x354U)

/* PAD_MMC1_CMD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD                    (0x358U)

/* PAD_MMC1_DAT0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0                   (0x35CU)

/* PAD_MMC1_DAT1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1                   (0x360U)

/* PAD_MMC1_DAT2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2                   (0x364U)

/* PAD_MMC1_DAT3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3                   (0x368U)

/* PAD_MMC1_SDCD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD                   (0x36CU)

/* PAD_MMC1_SDWP */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP                   (0x370U)

/* PAD_GPIO6_10 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10                    (0x374U)

/* PAD_GPIO6_11 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11                    (0x378U)

/* PAD_MMC3_CLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK                    (0x37CU)

/* PAD_MMC3_CMD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD                    (0x380U)

/* PAD_MMC3_DAT0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0                   (0x384U)

/* PAD_MMC3_DAT1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1                   (0x388U)

/* PAD_MMC3_DAT2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2                   (0x38CU)

/* PAD_MMC3_DAT3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3                   (0x390U)

/* PAD_MMC3_DAT4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4                   (0x394U)

/* PAD_MMC3_DAT5 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5                   (0x398U)

/* PAD_MMC3_DAT6 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6                   (0x39CU)

/* PAD_MMC3_DAT7 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7                   (0x3A0U)

/* PAD_SPI1_SCLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK                   (0x3A4U)

/* PAD_SPI1_D1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1                     (0x3A8U)

/* PAD_SPI1_D0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0                     (0x3ACU)

/* PAD_SPI1_CS0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0                    (0x3B0U)

/* PAD_SPI1_CS1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1                    (0x3B4U)

/* PAD_SPI1_CS2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2                    (0x3B8U)

/* PAD_SPI1_CS3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3                    (0x3BCU)

/* PAD_SPI2_SCLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK                   (0x3C0U)

/* PAD_SPI2_D1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1                     (0x3C4U)

/* PAD_SPI2_D0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0                     (0x3C8U)

/* PAD_SPI2_CS0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0                    (0x3CCU)

/* PAD_DCAN1_TX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX                    (0x3D0U)

/* PAD_DCAN1_RX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX                    (0x3D4U)

/* PAD_DCAN2_TX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX                    (0x3D8U)

/* PAD_DCAN2_RX */
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX                    (0x3DCU)

/* PAD_UART1_RXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD                   (0x3E0U)

/* PAD_UART1_TXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD                   (0x3E4U)

/* PAD_UART1_CTSN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN                  (0x3E8U)

/* PAD_UART1_RTSN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN                  (0x3ECU)

/* PAD_UART2_RXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD                   (0x3F0U)

/* PAD_UART2_TXD */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD                   (0x3F4U)

/* PAD_UART2_CTSN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN                  (0x3F8U)

/* PAD_UART2_RTSN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN                  (0x3FCU)

/* PAD_I2C1_SDA */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA                    (0x400U)

/* PAD_I2C1_SCL */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL                    (0x404U)

/* PAD_I2C2_SDA */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA                    (0x408U)

/* PAD_I2C2_SCL */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL                    (0x40CU)

/* PAD_I2C3_SDA */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA                    (0x410U)

/* PAD_I2C3_SCL */
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL                    (0x414U)

/* PAD_WAKEUP0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0                     (0x418U)

/* PAD_WAKEUP1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1                     (0x41CU)

/* PAD_WAKEUP2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2                     (0x420U)

/* PAD_WAKEUP3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3                     (0x424U)

/* PAD_ON_OFF */
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF                      (0x428U)

/* PAD_RTC_PORZ */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ                    (0x42CU)

/* PAD_TMS */
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS                         (0x430U)

/* PAD_TDI */
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI                         (0x434U)

/* PAD_TDO */
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO                         (0x438U)

/* PAD_TCLK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK                        (0x43CU)

/* PAD_TRSTN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN                       (0x440U)

/* PAD_RTCK */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK                        (0x444U)

/* PAD_EMU0 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0                        (0x448U)

/* PAD_EMU1 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1                        (0x44CU)

/* PAD_EMU2 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2                        (0x450U)

/* PAD_EMU3 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3                        (0x454U)

/* PAD_EMU4 */
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4                        (0x458U)

/* PAD_RESETN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN                      (0x45CU)

/* PAD_NMIN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN                        (0x460U)

/* PAD_RSTOUTN */
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN                     (0x464U)

/* PADCONF_WAKEUPEVENT_0 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0           (0x468U)

/* PADCONF_WAKEUPEVENT_1 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1           (0x46CU)

/* PADCONF_WAKEUPEVENT_2 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2           (0x470U)

/* PADCONF_WAKEUPEVENT_3 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3           (0x474U)

/* PADCONF_WAKEUPEVENT_4 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4           (0x478U)

/* PADCONF_WAKEUPEVENT_5 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5           (0x47CU)

/* PADCONF_WAKEUPEVENT_6 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6           (0x480U)

/* PADCONF_WAKEUPEVENT_7 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7           (0x484U)

/* PADCONF_WAKEUPEVENT_8 */
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8           (0x488U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* PAD_GPMC_AD0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_GPMC_AD0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD0_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_GPMC_AD1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD1_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_GPMC_AD2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD2_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_GPMC_AD3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD3_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_GPMC_AD4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD4_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_GPMC_AD5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD5_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_GPMC_AD6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD6_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_GPMC_AD7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD7_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_GPMC_AD8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD8_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_GPMC_AD9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD9_RESETVAL           (0x00050000U)

/* PAD_GPMC_AD10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_GPMC_AD10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD10_RESETVAL          (0x00050000U)

/* PAD_GPMC_AD11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_GPMC_AD11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD11_RESETVAL          (0x00050000U)

/* PAD_GPMC_AD12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_GPMC_AD12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD12_RESETVAL          (0x00050000U)

/* PAD_GPMC_AD13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_GPMC_AD13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD13_RESETVAL          (0x00050000U)

/* PAD_GPMC_AD14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_GPMC_AD14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD14_RESETVAL          (0x00050000U)

/* PAD_GPMC_AD15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_GPMC_AD15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_AD15_RESETVAL          (0x00050000U)

/* PAD_GPMC_A0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_GPMC_A0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A0_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_GPMC_A1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A1_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_GPMC_A2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A2_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_GPMC_A3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A3_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_GPMC_A4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A4_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_GPMC_A5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A5_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_GPMC_A6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A6_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_GPMC_A7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A7_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_GPMC_A8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A8_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_GPMC_A9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A9_RESETVAL            (0x0004000fU)

/* PAD_GPMC_A10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_GPMC_A10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A10_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_GPMC_A11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A11_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_GPMC_A12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A12_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_GPMC_A13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A13_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_GPMC_A14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A14_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_GPMC_A15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A15_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A16 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_GPMC_A16_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A16_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A17 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_GPMC_A17_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A17_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A18 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_GPMC_A18_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A18_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A19 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_GPMC_A19_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A19_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A20 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_GPMC_A20_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A20_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A21 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_GPMC_A21_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A21_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A22 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_GPMC_A22_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A22_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A23 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_GPMC_A23_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A23_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A24 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_GPMC_A24_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A24_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A25 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_GPMC_A25_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A25_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A26 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_GPMC_A26_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A26_RESETVAL           (0x0004000fU)

/* PAD_GPMC_A27 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_GPMC_A27_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_A27_RESETVAL           (0x0004000fU)

/* PAD_GPMC_CS1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_GPMC_CS1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS1_RESETVAL           (0x0006000fU)

/* PAD_GPMC_CS0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_GPMC_CS0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS0_RESETVAL           (0x00060000U)

/* PAD_GPMC_CS2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_GPMC_CS2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS2_RESETVAL           (0x0006000fU)

/* PAD_GPMC_CS3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_GPMC_CS3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CS3_RESETVAL           (0x0006000fU)

/* PAD_GPMC_CLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_GPMC_CLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_CLK_RESETVAL           (0x00060000U)

/* PAD_GPMC_ADVN_ALE */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_GPMC_ADVN_ALE_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_ADVN_ALE_RESETVAL      (0x00060000U)

/* PAD_GPMC_OEN_REN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_GPMC_OEN_REN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_OEN_REN_RESETVAL       (0x00060000U)

/* PAD_GPMC_WEN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_GPMC_WEN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WEN_RESETVAL           (0x00060000U)

/* PAD_GPMC_BEN0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_GPMC_BEN0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN0_RESETVAL          (0x00060000U)

/* PAD_GPMC_BEN1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_GPMC_BEN1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_BEN1_RESETVAL          (0x0006000fU)

/* PAD_GPMC_WAIT0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_GPMC_WAIT0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPMC_WAIT0_RESETVAL         (0x000e0000U)

/* PAD_VIN1A_CLK0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_VIN1A_CLK0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_CLK0_RESETVAL         (0x0004000fU)

/* PAD_VIN1B_CLK1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_VIN1B_CLK1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1B_CLK1_RESETVAL         (0x000c000fU)

/* PAD_VIN1A_DE0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_VIN1A_DE0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_DE0_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_FLD0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_VIN1A_FLD0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_FLD0_RESETVAL         (0x0004000fU)

/* PAD_VIN1A_HSYNC0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_VIN1A_HSYNC0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_HSYNC0_RESETVAL       (0x0004000fU)

/* PAD_VIN1A_VSYNC0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_VIN1A_VSYNC0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_VSYNC0_RESETVAL       (0x0004000fU)

/* PAD_VIN1A_D0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_VIN1A_D0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D0_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_VIN1A_D1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D1_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_VIN1A_D2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D2_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_VIN1A_D3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D3_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_VIN1A_D4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D4_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_VIN1A_D5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D5_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_VIN1A_D6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D6_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_VIN1A_D7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D7_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_VIN1A_D8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D8_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_VIN1A_D9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D9_RESETVAL           (0x0004000fU)

/* PAD_VIN1A_D10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_VIN1A_D10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D10_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_VIN1A_D11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D11_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_VIN1A_D12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D12_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_VIN1A_D13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D13_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_VIN1A_D14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D14_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_VIN1A_D15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D15_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D16 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_VIN1A_D16_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D16_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D17 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_VIN1A_D17_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D17_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D18 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_VIN1A_D18_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D18_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D19 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_VIN1A_D19_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D19_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D20 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_VIN1A_D20_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D20_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D21 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_VIN1A_D21_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D21_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D22 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_VIN1A_D22_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D22_RESETVAL          (0x0004000fU)

/* PAD_VIN1A_D23 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_VIN1A_D23_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN1A_D23_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_CLK0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_VIN2A_CLK0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_CLK0_RESETVAL         (0x0004000fU)

/* PAD_VIN2A_DE0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_VIN2A_DE0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_DE0_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_FLD0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_VIN2A_FLD0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_FLD0_RESETVAL         (0x0004000fU)

/* PAD_VIN2A_HSYNC0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_VIN2A_HSYNC0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_HSYNC0_RESETVAL       (0x0004000fU)

/* PAD_VIN2A_VSYNC0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_VIN2A_VSYNC0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_VSYNC0_RESETVAL       (0x0004000fU)

/* PAD_VIN2A_D0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_VIN2A_D0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D0_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_VIN2A_D1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D1_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_VIN2A_D2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D2_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_VIN2A_D3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D3_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_VIN2A_D4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D4_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_VIN2A_D5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D5_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_VIN2A_D6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D6_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_VIN2A_D7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D7_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_VIN2A_D8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D8_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_VIN2A_D9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D9_RESETVAL           (0x0004000fU)

/* PAD_VIN2A_D10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_VIN2A_D10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D10_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_VIN2A_D11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D11_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_VIN2A_D12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D12_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_VIN2A_D13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D13_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_VIN2A_D14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D14_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_VIN2A_D15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D15_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D16 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_VIN2A_D16_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D16_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D17 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_VIN2A_D17_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D17_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D18 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_VIN2A_D18_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D18_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D19 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_VIN2A_D19_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D19_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D20 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_VIN2A_D20_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D20_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D21 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_VIN2A_D21_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D21_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D22 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_VIN2A_D22_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D22_RESETVAL          (0x0004000fU)

/* PAD_VIN2A_D23 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_VIN2A_D23_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VIN2A_D23_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_CLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_VOUT1_CLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_CLK_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_DE */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_VOUT1_DE_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_DE_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_FLD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_VOUT1_FLD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_FLD_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_HSYNC */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_VOUT1_HSYNC_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_HSYNC_RESETVAL        (0x0004000fU)

/* PAD_VOUT1_VSYNC */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_VOUT1_VSYNC_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_VSYNC_RESETVAL        (0x0004000fU)

/* PAD_VOUT1_D0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_VOUT1_D0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D0_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_VOUT1_D1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D1_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_VOUT1_D2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D2_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_VOUT1_D3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D3_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_VOUT1_D4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D4_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_VOUT1_D5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D5_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_VOUT1_D6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D6_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_VOUT1_D7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D7_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_VOUT1_D8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D8_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_VOUT1_D9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D9_RESETVAL           (0x0004000fU)

/* PAD_VOUT1_D10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_VOUT1_D10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D10_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_VOUT1_D11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D11_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_VOUT1_D12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D12_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_VOUT1_D13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D13_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_VOUT1_D14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D14_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_VOUT1_D15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D15_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D16 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_VOUT1_D16_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D16_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D17 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_VOUT1_D17_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D17_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D18 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_VOUT1_D18_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D18_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D19 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_VOUT1_D19_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D19_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D20 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_VOUT1_D20_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D20_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D21 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_VOUT1_D21_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D21_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D22 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_VOUT1_D22_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D22_RESETVAL          (0x0004000fU)

/* PAD_VOUT1_D23 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_VOUT1_D23_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_VOUT1_D23_RESETVAL          (0x0004000fU)

/* PAD_MDIO_MCLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_MDIO_MCLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_MCLK_RESETVAL          (0x000e000fU)

/* PAD_MDIO_D */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_MDIO_D_MUXMODE_MAX   (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MDIO_D_RESETVAL             (0x000e000fU)

/* PAD_RMII_MHZ_50_CLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RMII_MHZ_50_CLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RMII_MHZ_50_CLK_RESETVAL    (0x0004000fU)

/* PAD_UART3_RXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_UART3_RXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_RXD_RESETVAL          (0x000c000fU)

/* PAD_UART3_TXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_UART3_TXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART3_TXD_RESETVAL          (0x000c000fU)

/* PAD_RGMII0_TXC */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RGMII0_TXC_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXC_RESETVAL         (0x0004000fU)

/* PAD_RGMII0_TXCTL */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RGMII0_TXCTL_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXCTL_RESETVAL       (0x0004000fU)

/* PAD_RGMII0_TXD3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RGMII0_TXD3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD3_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_TXD2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RGMII0_TXD2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD2_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_TXD1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RGMII0_TXD1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD1_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_TXD0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RGMII0_TXD0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_TXD0_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_RXC */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RGMII0_RXC_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXC_RESETVAL         (0x0004000fU)

/* PAD_RGMII0_RXCTL */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RGMII0_RXCTL_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXCTL_RESETVAL       (0x0004000fU)

/* PAD_RGMII0_RXD3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RGMII0_RXD3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD3_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_RXD2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RGMII0_RXD2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD2_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_RXD1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RGMII0_RXD1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD1_RESETVAL        (0x0004000fU)

/* PAD_RGMII0_RXD0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RGMII0_RXD0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RGMII0_RXD0_RESETVAL        (0x0004000fU)

/* PAD_USB1_DRVVBUS */

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_USB1_DRVVBUS_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB1_DRVVBUS_RESETVAL       (0x000c000fU)

/* PAD_USB2_DRVVBUS */

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_USB2_DRVVBUS_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_USB2_DRVVBUS_RESETVAL       (0x000c000fU)

/* PAD_GPIO6_14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_GPIO6_14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_14_RESETVAL           (0x0006000fU)

/* PAD_GPIO6_15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_GPIO6_15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_15_RESETVAL           (0x0006000fU)

/* PAD_GPIO6_16 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_GPIO6_16_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_16_RESETVAL           (0x0006000fU)

/* PAD_XREF_CLK0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_XREF_CLK0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK0_RESETVAL          (0x0004000fU)

/* PAD_XREF_CLK1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_XREF_CLK1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK1_RESETVAL          (0x0004000fU)

/* PAD_XREF_CLK2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_XREF_CLK2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK2_RESETVAL          (0x0004000fU)

/* PAD_XREF_CLK3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_XREF_CLK3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_XREF_CLK3_RESETVAL          (0x0004000fU)

/* PAD_MCASP1_ACLKX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_MCASP1_ACLKX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKX_RESETVAL       (0x0004000fU)

/* PAD_MCASP1_FSX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_MCASP1_FSX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSX_RESETVAL         (0x000c000fU)

/* PAD_MCASP1_ACLKR */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_MCASP1_ACLKR_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_ACLKR_RESETVAL       (0x0004000fU)

/* PAD_MCASP1_FSR */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_MCASP1_FSR_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_FSR_RESETVAL         (0x0004000fU)

/* PAD_MCASP1_AXR0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_MCASP1_AXR0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR0_RESETVAL        (0x000c000fU)

/* PAD_MCASP1_AXR1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_MCASP1_AXR1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR1_RESETVAL        (0x000c000fU)

/* PAD_MCASP1_AXR2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_MCASP1_AXR2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR2_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_MCASP1_AXR3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR3_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_MCASP1_AXR4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR4_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_MCASP1_AXR5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR5_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_MCASP1_AXR6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR6_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_MCASP1_AXR7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR7_RESETVAL        (0x0004000fU)

/* PAD_MCASP1_AXR8 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_MCASP1_AXR8_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR8_RESETVAL        (0x000c000fU)

/* PAD_MCASP1_AXR9 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_MCASP1_AXR9_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR9_RESETVAL        (0x000c000fU)

/* PAD_MCASP1_AXR10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_MCASP1_AXR10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR10_RESETVAL       (0x000c000fU)

/* PAD_MCASP1_AXR11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_MCASP1_AXR11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR11_RESETVAL       (0x000c000fU)

/* PAD_MCASP1_AXR12 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_MCASP1_AXR12_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR12_RESETVAL       (0x000c000fU)

/* PAD_MCASP1_AXR13 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_MCASP1_AXR13_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR13_RESETVAL       (0x000c000fU)

/* PAD_MCASP1_AXR14 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_MCASP1_AXR14_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR14_RESETVAL       (0x000c000fU)

/* PAD_MCASP1_AXR15 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_MCASP1_AXR15_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP1_AXR15_RESETVAL       (0x000c000fU)

/* PAD_MCASP2_ACLKX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_MCASP2_ACLKX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKX_RESETVAL       (0x0004000fU)

/* PAD_MCASP2_FSX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_MCASP2_FSX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSX_RESETVAL         (0x000c000fU)

/* PAD_MCASP2_ACLKR */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_MCASP2_ACLKR_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_ACLKR_RESETVAL       (0x0004000fU)

/* PAD_MCASP2_FSR */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_MCASP2_FSR_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_FSR_RESETVAL         (0x0004000fU)

/* PAD_MCASP2_AXR0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_MCASP2_AXR0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR0_RESETVAL        (0x0004000fU)

/* PAD_MCASP2_AXR1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_MCASP2_AXR1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR1_RESETVAL        (0x0004000fU)

/* PAD_MCASP2_AXR2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_MCASP2_AXR2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR2_RESETVAL        (0x000c000fU)

/* PAD_MCASP2_AXR3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_MCASP2_AXR3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR3_RESETVAL        (0x000c000fU)

/* PAD_MCASP2_AXR4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_MCASP2_AXR4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR4_RESETVAL        (0x0004000fU)

/* PAD_MCASP2_AXR5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_MCASP2_AXR5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR5_RESETVAL        (0x0004000fU)

/* PAD_MCASP2_AXR6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_MCASP2_AXR6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR6_RESETVAL        (0x0004000fU)

/* PAD_MCASP2_AXR7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_MCASP2_AXR7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP2_AXR7_RESETVAL        (0x0004000fU)

/* PAD_MCASP3_ACLKX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_MCASP3_ACLKX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_ACLKX_RESETVAL       (0x0004000fU)

/* PAD_MCASP3_FSX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_MCASP3_FSX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_FSX_RESETVAL         (0x000c000fU)

/* PAD_MCASP3_AXR0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_MCASP3_AXR0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR0_RESETVAL        (0x000c000fU)

/* PAD_MCASP3_AXR1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_MCASP3_AXR1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP3_AXR1_RESETVAL        (0x000c000fU)

/* PAD_MCASP4_ACLKX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_MCASP4_ACLKX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_ACLKX_RESETVAL       (0x0004000fU)

/* PAD_MCASP4_FSX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_MCASP4_FSX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_FSX_RESETVAL         (0x0004000fU)

/* PAD_MCASP4_AXR0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_MCASP4_AXR0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR0_RESETVAL        (0x0004000fU)

/* PAD_MCASP4_AXR1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_MCASP4_AXR1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP4_AXR1_RESETVAL        (0x0004000fU)

/* PAD_MCASP5_ACLKX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_MCASP5_ACLKX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_ACLKX_RESETVAL       (0x0004000fU)

/* PAD_MCASP5_FSX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_MCASP5_FSX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_FSX_RESETVAL         (0x0004000fU)

/* PAD_MCASP5_AXR0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_MCASP5_AXR0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR0_RESETVAL        (0x0004000fU)

/* PAD_MCASP5_AXR1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_MCASP5_AXR1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MCASP5_AXR1_RESETVAL        (0x0004000fU)

/* PAD_MMC1_CLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_MMC1_CLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CLK_RESETVAL           (0x0006000fU)

/* PAD_MMC1_CMD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_MMC1_CMD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_CMD_RESETVAL           (0x0006000fU)

/* PAD_MMC1_DAT0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_MMC1_DAT0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT0_RESETVAL          (0x0006000fU)

/* PAD_MMC1_DAT1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_MMC1_DAT1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT1_RESETVAL          (0x0006000fU)

/* PAD_MMC1_DAT2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_MMC1_DAT2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT2_RESETVAL          (0x0006000fU)

/* PAD_MMC1_DAT3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_ACTIVE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_ACTIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_ACTIVE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_ACTIVE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_MMC1_DAT3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_DAT3_RESETVAL          (0x0006000fU)

/* PAD_MMC1_SDCD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_MMC1_SDCD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDCD_RESETVAL          (0x000e000fU)

/* PAD_MMC1_SDWP */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_MMC1_SDWP_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC1_SDWP_RESETVAL          (0x000c000fU)

/* PAD_GPIO6_10 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_GPIO6_10_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_10_RESETVAL           (0x0006000fU)

/* PAD_GPIO6_11 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_GPIO6_11_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_GPIO6_11_RESETVAL           (0x0006000fU)

/* PAD_MMC3_CLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_MMC3_CLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CLK_RESETVAL           (0x0006000fU)

/* PAD_MMC3_CMD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_MMC3_CMD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_CMD_RESETVAL           (0x0006000fU)

/* PAD_MMC3_DAT0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_MMC3_DAT0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT0_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_MMC3_DAT1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT1_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_MMC3_DAT2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT2_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_MMC3_DAT3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT3_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_MMC3_DAT4_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT4_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT5 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_MMC3_DAT5_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT5_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT6 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_MMC3_DAT6_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT6_RESETVAL          (0x0006000fU)

/* PAD_MMC3_DAT7 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_MMC3_DAT7_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_MMC3_DAT7_RESETVAL          (0x0006000fU)

/* PAD_SPI1_SCLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_SPI1_SCLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_SCLK_RESETVAL          (0x0004000fU)

/* PAD_SPI1_D1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_SPI1_D1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D1_RESETVAL            (0x0004000fU)

/* PAD_SPI1_D0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_SPI1_D0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_D0_RESETVAL            (0x0004000fU)

/* PAD_SPI1_CS0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_SPI1_CS0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS0_RESETVAL           (0x0006000fU)

/* PAD_SPI1_CS1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_SPI1_CS1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS1_RESETVAL           (0x0006000fU)

/* PAD_SPI1_CS2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_SPI1_CS2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS2_RESETVAL           (0x000e000fU)

/* PAD_SPI1_CS3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_SPI1_CS3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI1_CS3_RESETVAL           (0x000e000fU)

/* PAD_SPI2_SCLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_SPI2_SCLK_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_SCLK_RESETVAL          (0x0004000fU)

/* PAD_SPI2_D1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_SPI2_D1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D1_RESETVAL            (0x000c000fU)

/* PAD_SPI2_D0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_SPI2_D0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_D0_RESETVAL            (0x000c000fU)

/* PAD_SPI2_CS0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_SPI2_CS0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_SPI2_CS0_RESETVAL           (0x000e000fU)

/* PAD_DCAN1_TX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_DCAN1_TX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_TX_RESETVAL           (0x000e000fU)

/* PAD_DCAN1_RX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_DCAN1_RX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN1_RX_RESETVAL           (0x000e000fU)

/* PAD_DCAN2_TX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_DCAN2_TX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_TX_RESETVAL           (0x000e000fU)

/* PAD_DCAN2_RX */

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_DCAN2_RX_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_DCAN2_RX_RESETVAL           (0x000e000fU)

/* PAD_UART1_RXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_UART1_RXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RXD_RESETVAL          (0x000e000fU)

/* PAD_UART1_TXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_UART1_TXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_TXD_RESETVAL          (0x000e000fU)

/* PAD_UART1_CTSN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_UART1_CTSN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_CTSN_RESETVAL         (0x0006000fU)

/* PAD_UART1_RTSN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_UART1_RTSN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART1_RTSN_RESETVAL         (0x0006000fU)

/* PAD_UART2_RXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_UART2_RXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RXD_RESETVAL          (0x0006000fU)

/* PAD_UART2_TXD */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_UART2_TXD_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_TXD_RESETVAL          (0x0006000fU)

/* PAD_UART2_CTSN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_UART2_CTSN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_CTSN_RESETVAL         (0x0006000fU)

/* PAD_UART2_RTSN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_UART2_RTSN_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_UART2_RTSN_RESETVAL         (0x0006000fU)

/* PAD_I2C1_SDA */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_I2C1_SDA_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SDA_RESETVAL           (0x00060000U)

/* PAD_I2C1_SCL */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_I2C1_SCL_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C1_SCL_RESETVAL           (0x00060000U)

/* PAD_I2C2_SDA */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_I2C2_SDA_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SDA_RESETVAL           (0x0006000fU)

/* PAD_I2C2_SCL */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_I2C2_SCL_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C2_SCL_RESETVAL           (0x0006000fU)

/* PAD_I2C3_SDA */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_I2C3_SDA_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SDA_RESETVAL           (0x0006000fU)

/* PAD_I2C3_SCL */

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_I2C3_SCL_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_I2C3_SCL_RESETVAL           (0x0006000fU)

/* PAD_WAKEUP0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_WAKEUP0_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP0_RESETVAL            (0x0001000fU)

/* PAD_WAKEUP1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_WAKEUP1_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP1_RESETVAL            (0x0001000fU)

/* PAD_WAKEUP2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_WAKEUP2_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP2_RESETVAL            (0x0001000fU)

/* PAD_WAKEUP3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MODESELECT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_DELAYMODE_MASK  (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_DELAYMODE_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_DELAYMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MUXMODE_MASK  (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MUXMODE_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MUXMODE_RESETVAL  (0x0000000fU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_WAKEUP3_MUXMODE_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_WAKEUP3_RESETVAL            (0x0001000fU)

/* PAD_ON_OFF */

#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_ON_OFF_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_ON_OFF_RESETVAL             (0x00020000U)

/* PAD_RTC_PORZ */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RTC_PORZ_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTC_PORZ_RESETVAL           (0x00010000U)

/* PAD_TMS */

#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_SLEWCONTROL_MASK    (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_SLEWCONTROL_SHIFT   (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_INPUTENABLE_MASK    (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_INPUTENABLE_SHIFT   (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLUDENABLE_MASK   (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_TMS_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TMS_RESETVAL                (0x00060000U)

/* PAD_TDI */

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPEVENT_MASK    (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPEVENT_SHIFT   (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPENABLE_MASK   (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_SLEWCONTROL_MASK    (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_SLEWCONTROL_SHIFT   (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_SLEWCONTROL_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_INPUTENABLE_MASK    (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_INPUTENABLE_SHIFT   (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLUDENABLE_MASK   (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MODESELECT_MASK     (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MODESELECT_SHIFT    (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_DELAYMODE_MASK      (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_DELAYMODE_SHIFT     (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_DELAYMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MUXMODE_MASK        (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MUXMODE_SHIFT       (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MUXMODE_RESETVAL    (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_TDI_MUXMODE_MAX         (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDI_RESETVAL                (0x000e0000U)

/* PAD_TDO */

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPEVENT_MASK    (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPEVENT_SHIFT   (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPENABLE_MASK   (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_SLEWCONTROL_MASK    (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_SLEWCONTROL_SHIFT   (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_INPUTENABLE_MASK    (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_INPUTENABLE_SHIFT   (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLUDENABLE_MASK   (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MODESELECT_MASK     (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MODESELECT_SHIFT    (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_DELAYMODE_MASK      (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_DELAYMODE_SHIFT     (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_DELAYMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MUXMODE_MASK        (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MUXMODE_SHIFT       (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MUXMODE_RESETVAL    (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_TDO_MUXMODE_MAX         (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TDO_RESETVAL                (0x00060000U)

/* PAD_TCLK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_TCLK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TCLK_RESETVAL               (0x00060000U)

/* PAD_TRSTN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_TRSTN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_TRSTN_RESETVAL              (0x00040000U)

/* PAD_RTCK */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLUDENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RTCK_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RTCK_RESETVAL               (0x00050000U)

/* PAD_EMU0 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_EMU0_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU0_RESETVAL               (0x00060000U)

/* PAD_EMU1 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_EMU1_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU1_RESETVAL               (0x00060000U)

/* PAD_EMU2 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_EMU2_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU2_RESETVAL               (0x00060000U)

/* PAD_EMU3 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_EMU3_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU3_RESETVAL               (0x00060000U)

/* PAD_EMU4 */

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_SLEWCONTROL_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_SLEWCONTROL_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_SLEWCONTROL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_SLEWCONTROL_SLOW_SLEW  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_SLEWCONTROL_FAST_SLEW  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_INPUTENABLE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_INPUTENABLE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_INPUTENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_INPUTENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_INPUTENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MODESELECT_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MODESELECT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MODESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MODESELECT_MUX_MODE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MODESELECT_DELAY_MODE  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_DELAYMODE_MASK    (0x000000F0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_DELAYMODE_SHIFT   (4U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_DELAYMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_DELAYMODE_MAX     (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MUXMODE_MASK      (0x0000000FU)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MUXMODE_SHIFT     (0U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MUXMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_EMU4_MUXMODE_MAX       (0x0000000fU)

#define CSL_CONTROL_CORE_PAD_IO_PAD_EMU4_RESETVAL               (0x00060000U)

/* PAD_RESETN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLTYPESELECT_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RESETN_RESETVAL             (0x00020000U)

/* PAD_NMIN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPEVENT_NOWAKEUP  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPEVENT_WAKEUP  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPENABLE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_WAKEUPENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_NMIN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_NMIN_RESETVAL               (0x00000000U)

/* PAD_RSTOUTN */

#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLTYPESELECT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLTYPESELECT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLTYPESELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLTYPESELECT_PULL_UP  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLTYPESELECT_PULL_DOWN  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLUDENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLUDENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLUDENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLUDENABLE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RSTOUTN_PULLUDENABLE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_IO_PAD_RSTOUTN_RESETVAL            (0x00000000U)

/* PADCONF_WAKEUPEVENT_0 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A15_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A15_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A14_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A14_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A13_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A13_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A12_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A12_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A11_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A11_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A10_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A10_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A9_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A9_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A8_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A8_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A7_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A7_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A6_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A6_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A5_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A5_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A4_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A4_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A3_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A3_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A2_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A2_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A1_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A1_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A0_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A0_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_A0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD15_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD15_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD14_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD14_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD13_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD13_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD12_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD12_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD11_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD11_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD10_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD10_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD9_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD9_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD8_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD8_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD7_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD7_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD6_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD6_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD5_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD5_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD4_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD4_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD3_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD3_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD2_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD2_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD1_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD1_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD0_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD0_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_GPMC_AD0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_0_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_1 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D2_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D2_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D1_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D1_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D0_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D0_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_D0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_VSYNC0_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_VSYNC0_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_VSYNC0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_VSYNC0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_HSYNC0_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_HSYNC0_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_HSYNC0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_HSYNC0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_FLD0_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_FLD0_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_FLD0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_FLD0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_DE0_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_DE0_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_DE0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_DE0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1B_CLK1_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1B_CLK1_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1B_CLK1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1B_CLK1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_CLK0_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_CLK0_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_CLK0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_VIN1A_CLK0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN1_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN1_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN0_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN0_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_BEN0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WEN_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WEN_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WEN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_WEN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_OEN_REN_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_OEN_REN_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_OEN_REN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_OEN_REN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_ADVN_ALE_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_ADVN_ALE_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_ADVN_ALE_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_ADVN_ALE_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CLK_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CLK_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS3_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS3_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS2_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS2_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS0_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS0_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS1_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS1_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_CS1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A27_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A27_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A27_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A27_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A26_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A26_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A26_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A26_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A25_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A25_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A25_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A25_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A24_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A24_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A24_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A24_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A23_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A23_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A23_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A23_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A22_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A22_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A22_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A22_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A21_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A21_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A21_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A21_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A20_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A20_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A20_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A20_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A19_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A19_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A19_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A19_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A18_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A18_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A18_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A18_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A17_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A17_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A17_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A17_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A16_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A16_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A16_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_GPMC_A16_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_1_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_2 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D5_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D5_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D4_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D4_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D3_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D3_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D2_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D2_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D1_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D1_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D0_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D0_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_D0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_VSYNC0_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_VSYNC0_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_VSYNC0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_VSYNC0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_HSYNC0_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_HSYNC0_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_HSYNC0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_HSYNC0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_FLD0_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_FLD0_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_FLD0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_FLD0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_DE0_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_DE0_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_DE0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_DE0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_CLK0_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_CLK0_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_CLK0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN2A_CLK0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D23_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D23_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D23_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D23_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D22_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D22_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D22_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D22_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D21_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D21_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D21_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D21_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D20_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D20_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D20_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D20_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D19_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D19_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D19_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D19_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D18_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D18_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D18_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D18_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D17_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D17_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D17_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D17_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D16_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D16_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D16_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D16_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D15_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D15_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D14_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D14_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D13_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D13_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D12_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D12_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D11_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D11_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D10_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D10_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D9_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D9_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D8_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D8_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D7_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D7_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D6_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D6_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D5_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D5_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D4_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D4_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D3_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D3_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_VIN1A_D3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_2_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_3 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D8_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D8_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D7_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D7_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D6_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D6_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D5_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D5_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D4_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D4_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D3_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D3_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D2_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D2_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D1_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D1_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D0_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D0_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_D0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_VSYNC_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_VSYNC_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_VSYNC_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_VSYNC_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_HSYNC_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_HSYNC_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_HSYNC_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_HSYNC_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_FLD_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_FLD_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_FLD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_FLD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_DE_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_DE_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_DE_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_DE_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_CLK_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_CLK_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_CLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VOUT1_CLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D23_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D23_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D23_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D23_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D22_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D22_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D22_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D22_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D21_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D21_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D21_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D21_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D20_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D20_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D20_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D20_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D19_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D19_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D19_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D19_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D18_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D18_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D18_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D18_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D17_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D17_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D17_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D17_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D16_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D16_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D16_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D16_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D15_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D15_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D14_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D14_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D13_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D13_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D12_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D12_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D11_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D11_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D10_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D10_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D9_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D9_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D8_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D8_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D7_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D7_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D6_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D6_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_VIN2A_D6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_3_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_4 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD0_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD0_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD1_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD1_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD2_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD2_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD3_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD3_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXD3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXCTL_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXCTL_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXCTL_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXCTL_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXC_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXC_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXC_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_RXC_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD0_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD0_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD1_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD1_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD2_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD2_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD3_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD3_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXD3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXCTL_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXCTL_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXCTL_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXCTL_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXC_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXC_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXC_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RGMII0_TXC_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_TXD_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_TXD_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_TXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_TXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_RXD_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_RXD_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_RXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_UART3_RXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RMII_MHZ_50_CLK_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RMII_MHZ_50_CLK_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RMII_MHZ_50_CLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RMII_MHZ_50_CLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_D_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_D_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_D_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_D_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_MCLK_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_MCLK_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_MCLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_MDIO_MCLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D23_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D23_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D23_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D23_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D22_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D22_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D22_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D22_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D21_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D21_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D21_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D21_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D20_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D20_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D20_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D20_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D19_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D19_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D19_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D19_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D18_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D18_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D18_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D18_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D17_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D17_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D17_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D17_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D16_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D16_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D16_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D16_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D15_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D15_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D14_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D14_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D13_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D13_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D12_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D12_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D11_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D11_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D10_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D10_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D9_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D9_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_VOUT1_D9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_4_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_5 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKR_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKR_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKR_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKR_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_FSX_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_FSX_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_FSX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_FSX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKX_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKX_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP2_ACLKX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR15_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR15_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR14_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR14_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR13_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR13_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR13_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR13_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR12_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR12_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR12_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR12_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR11_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR11_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR10_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR10_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR9_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR9_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR9_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR9_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR8_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR8_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR8_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR8_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR7_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR7_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR6_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR6_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR5_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR5_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR4_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR4_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR3_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR3_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR2_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR2_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR1_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR1_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR0_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR0_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_AXR0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSR_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSR_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSR_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSR_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKR_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKR_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKR_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKR_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSX_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSX_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_FSX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKX_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKX_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_MCASP1_ACLKX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK3_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK3_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK2_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK2_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK1_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK1_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK0_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK0_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_XREF_CLK0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_16_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_16_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_16_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_16_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_15_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_15_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_15_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_15_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_14_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_14_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_14_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_GPIO6_14_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB2_DRVVBUS_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB2_DRVVBUS_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB2_DRVVBUS_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB2_DRVVBUS_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB1_DRVVBUS_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB1_DRVVBUS_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB1_DRVVBUS_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_USB1_DRVVBUS_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_5_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_6 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC3_CLK_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC3_CLK_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC3_CLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC3_CLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_11_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_11_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_11_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_11_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_10_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_10_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_10_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_GPIO6_10_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDWP_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDWP_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDWP_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDWP_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDCD_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDCD_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDCD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_SDCD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT3_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT3_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT2_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT2_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT1_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT1_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT0_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT0_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_DAT0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CMD_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CMD_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CMD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CMD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CLK_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CLK_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MMC1_CLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR1_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR1_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR0_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR0_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_AXR0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_FSX_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_FSX_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_FSX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_FSX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_ACLKX_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_ACLKX_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_ACLKX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP5_ACLKX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR1_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR1_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR0_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR0_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_AXR0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_FSX_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_FSX_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_FSX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_FSX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_ACLKX_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_ACLKX_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_ACLKX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP4_ACLKX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR1_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR1_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR0_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR0_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_AXR0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_FSX_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_FSX_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_FSX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_FSX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_ACLKX_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_ACLKX_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_ACLKX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP3_ACLKX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR7_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR7_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR6_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR6_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR5_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR5_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR4_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR4_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR3_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR3_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR2_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR2_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR1_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR1_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR0_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR0_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_AXR0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_FSR_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_FSR_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_FSR_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_MCASP2_FSR_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_6_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_7 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RTSN_DUPLICATEWAKEUPEVENT_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RTSN_DUPLICATEWAKEUPEVENT_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RTSN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RTSN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_CTSN_DUPLICATEWAKEUPEVENT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_CTSN_DUPLICATEWAKEUPEVENT_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_CTSN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_CTSN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_TXD_DUPLICATEWAKEUPEVENT_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_TXD_DUPLICATEWAKEUPEVENT_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_TXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_TXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RXD_DUPLICATEWAKEUPEVENT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RXD_DUPLICATEWAKEUPEVENT_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART2_RXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RTSN_DUPLICATEWAKEUPEVENT_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RTSN_DUPLICATEWAKEUPEVENT_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RTSN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RTSN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_CTSN_DUPLICATEWAKEUPEVENT_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_CTSN_DUPLICATEWAKEUPEVENT_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_CTSN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_CTSN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_TXD_DUPLICATEWAKEUPEVENT_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_TXD_DUPLICATEWAKEUPEVENT_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_TXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_TXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RXD_DUPLICATEWAKEUPEVENT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RXD_DUPLICATEWAKEUPEVENT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RXD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_UART1_RXD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_RX_DUPLICATEWAKEUPEVENT_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_RX_DUPLICATEWAKEUPEVENT_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_RX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_RX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_TX_DUPLICATEWAKEUPEVENT_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_TX_DUPLICATEWAKEUPEVENT_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_TX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN2_TX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_RX_DUPLICATEWAKEUPEVENT_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_RX_DUPLICATEWAKEUPEVENT_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_RX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_RX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_TX_DUPLICATEWAKEUPEVENT_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_TX_DUPLICATEWAKEUPEVENT_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_TX_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_DCAN1_TX_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_CS0_DUPLICATEWAKEUPEVENT_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_CS0_DUPLICATEWAKEUPEVENT_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_CS0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_CS0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D0_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D0_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D1_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D1_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_D1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_SCLK_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_SCLK_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_SCLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI2_SCLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS3_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS3_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS2_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS2_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS1_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS1_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS0_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS0_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_CS0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D0_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D0_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D1_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D1_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_D1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_SCLK_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_SCLK_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_SCLK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_SPI1_SCLK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT7_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT7_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT7_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT7_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT6_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT6_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT6_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT6_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT5_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT5_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT5_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT5_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT4_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT4_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT3_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT3_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT2_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT2_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT1_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT1_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT0_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT0_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_DAT0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_CMD_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_CMD_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_CMD_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_MMC3_CMD_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_7_RESETVAL  (0x00000000U)

/* PADCONF_WAKEUPEVENT_8 */

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_NMIN_DUPLICATEWAKEUPEVENT_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_NMIN_DUPLICATEWAKEUPEVENT_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_NMIN_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_NMIN_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU4_DUPLICATEWAKEUPEVENT_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU4_DUPLICATEWAKEUPEVENT_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU4_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU4_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU3_DUPLICATEWAKEUPEVENT_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU3_DUPLICATEWAKEUPEVENT_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU2_DUPLICATEWAKEUPEVENT_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU2_DUPLICATEWAKEUPEVENT_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU1_DUPLICATEWAKEUPEVENT_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU1_DUPLICATEWAKEUPEVENT_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU0_DUPLICATEWAKEUPEVENT_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU0_DUPLICATEWAKEUPEVENT_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_EMU0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_RTCK_DUPLICATEWAKEUPEVENT_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_RTCK_DUPLICATEWAKEUPEVENT_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_RTCK_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_RTCK_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDO_DUPLICATEWAKEUPEVENT_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDO_DUPLICATEWAKEUPEVENT_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDO_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDO_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDI_DUPLICATEWAKEUPEVENT_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDI_DUPLICATEWAKEUPEVENT_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDI_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_TDI_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP3_DUPLICATEWAKEUPEVENT_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP3_DUPLICATEWAKEUPEVENT_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP3_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP3_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP2_DUPLICATEWAKEUPEVENT_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP2_DUPLICATEWAKEUPEVENT_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP2_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP2_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP1_DUPLICATEWAKEUPEVENT_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP1_DUPLICATEWAKEUPEVENT_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP1_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP1_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP0_DUPLICATEWAKEUPEVENT_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP0_DUPLICATEWAKEUPEVENT_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP0_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_WAKEUP0_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SCL_DUPLICATEWAKEUPEVENT_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SCL_DUPLICATEWAKEUPEVENT_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SCL_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SCL_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SDA_DUPLICATEWAKEUPEVENT_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SDA_DUPLICATEWAKEUPEVENT_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SDA_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C3_SDA_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SCL_DUPLICATEWAKEUPEVENT_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SCL_DUPLICATEWAKEUPEVENT_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SCL_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SCL_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SDA_DUPLICATEWAKEUPEVENT_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SDA_DUPLICATEWAKEUPEVENT_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SDA_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C2_SDA_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SCL_DUPLICATEWAKEUPEVENT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SCL_DUPLICATEWAKEUPEVENT_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SCL_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SCL_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SDA_DUPLICATEWAKEUPEVENT_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SDA_DUPLICATEWAKEUPEVENT_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SDA_DUPLICATEWAKEUPEVENT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_I2C1_SDA_DUPLICATEWAKEUPEVENT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_IO_PADCONF_WAKEUPEVENT_8_RESETVAL  (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
