\doxysubsubsubsection{UART Interrupts Definition}
\hypertarget{group___u_a_r_t___interrupt__definition}{}\label{group___u_a_r_t___interrupt__definition}\index{UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{UART\+\_\+\+IT\+\_\+\+PE}}~0x0028U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{UART\+\_\+\+IT\+\_\+\+TXE}}~0x0727U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{UART\+\_\+\+IT\+\_\+\+TC}}~0x0626U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{UART\+\_\+\+IT\+\_\+\+RXNE}}~0x0525U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{UART\+\_\+\+IT\+\_\+\+IDLE}}~0x0424U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{UART\+\_\+\+IT\+\_\+\+LBD}}~0x0846U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{UART\+\_\+\+IT\+\_\+\+CTS}}~0x096\+AU
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{UART\+\_\+\+IT\+\_\+\+CM}}~0x112\+EU
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab8899f6307781779f65a7c18aabb3204}{UART\+\_\+\+IT\+\_\+\+WUF}}~0x1476U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gaa04d4eba7501b3a0a54d90fe40e626a0}{UART\+\_\+\+IT\+\_\+\+RTO}}~0x0\+B3\+AU
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{UART\+\_\+\+IT\+\_\+\+ERR}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2}{UART\+\_\+\+IT\+\_\+\+ORE}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965}{UART\+\_\+\+IT\+\_\+\+NE}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468}{UART\+\_\+\+IT\+\_\+\+FE}}~0x0100U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Elements values convention\+: 000ZZZZZ0\+XXYYYYYb
\begin{DoxyItemize}
\item YYYYY \+: Interrupt source position in the XX register (5bits)
\item XX \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: CR1 register
\item 10\+: CR2 register
\item 11\+: CR3 register
\end{DoxyItemize}
\item ZZZZZ \+: Flag position in the ISR register(5bits) Elements values convention\+: 000000000XXYYYYYb
\item YYYYY \+: Interrupt source position in the XX register (5bits)
\item XX \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: CR1 register
\item 10\+: CR2 register
\item 11\+: CR3 register Elements values convention\+: 0000ZZZZ00000000b
\end{DoxyItemize}
\item ZZZZ \+: Flag position in the ISR register(4bits) 
\end{DoxyItemize}

\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_CM@{UART\_IT\_CM}}
\index{UART\_IT\_CM@{UART\_IT\_CM}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_CM}{UART\_IT\_CM}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106} 
\#define UART\+\_\+\+IT\+\_\+\+CM~0x112\+EU}

UART character match interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_CTS@{UART\_IT\_CTS}}
\index{UART\_IT\_CTS@{UART\_IT\_CTS}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_CTS}{UART\_IT\_CTS}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333} 
\#define UART\+\_\+\+IT\+\_\+\+CTS~0x096\+AU}

UART CTS interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_ERR@{UART\_IT\_ERR}}
\index{UART\_IT\_ERR@{UART\_IT\_ERR}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_ERR}{UART\_IT\_ERR}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618} 
\#define UART\+\_\+\+IT\+\_\+\+ERR~0x0060U}

UART error interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_FE@{UART\_IT\_FE}}
\index{UART\_IT\_FE@{UART\_IT\_FE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_FE}{UART\_IT\_FE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468} 
\#define UART\+\_\+\+IT\+\_\+\+FE~0x0100U}

UART frame error interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_IDLE@{UART\_IT\_IDLE}}
\index{UART\_IT\_IDLE@{UART\_IT\_IDLE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_IDLE}{UART\_IT\_IDLE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9} 
\#define UART\+\_\+\+IT\+\_\+\+IDLE~0x0424U}

UART idle interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_LBD@{UART\_IT\_LBD}}
\index{UART\_IT\_LBD@{UART\_IT\_LBD}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_LBD}{UART\_IT\_LBD}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988} 
\#define UART\+\_\+\+IT\+\_\+\+LBD~0x0846U}

UART LIN break detection interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_NE@{UART\_IT\_NE}}
\index{UART\_IT\_NE@{UART\_IT\_NE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_NE}{UART\_IT\_NE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965} 
\#define UART\+\_\+\+IT\+\_\+\+NE~0x0200U}

UART noise error interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_ORE@{UART\_IT\_ORE}}
\index{UART\_IT\_ORE@{UART\_IT\_ORE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_ORE}{UART\_IT\_ORE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2} 
\#define UART\+\_\+\+IT\+\_\+\+ORE~0x0300U}

UART overrun error interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_PE@{UART\_IT\_PE}}
\index{UART\_IT\_PE@{UART\_IT\_PE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_PE}{UART\_IT\_PE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db} 
\#define UART\+\_\+\+IT\+\_\+\+PE~0x0028U}

UART parity error interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_gaa04d4eba7501b3a0a54d90fe40e626a0}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_RTO@{UART\_IT\_RTO}}
\index{UART\_IT\_RTO@{UART\_IT\_RTO}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_RTO}{UART\_IT\_RTO}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_gaa04d4eba7501b3a0a54d90fe40e626a0} 
\#define UART\+\_\+\+IT\+\_\+\+RTO~0x0\+B3\+AU}

UART receiver timeout interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_RXNE@{UART\_IT\_RXNE}}
\index{UART\_IT\_RXNE@{UART\_IT\_RXNE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_RXNE}{UART\_IT\_RXNE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d} 
\#define UART\+\_\+\+IT\+\_\+\+RXNE~0x0525U}

UART read data register not empty interruption \Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_TC@{UART\_IT\_TC}}
\index{UART\_IT\_TC@{UART\_IT\_TC}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_TC}{UART\_IT\_TC}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004} 
\#define UART\+\_\+\+IT\+\_\+\+TC~0x0626U}

UART transmission complete interruption ~\newline
 \Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_TXE@{UART\_IT\_TXE}}
\index{UART\_IT\_TXE@{UART\_IT\_TXE}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_TXE}{UART\_IT\_TXE}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7} 
\#define UART\+\_\+\+IT\+\_\+\+TXE~0x0727U}

UART transmit data register empty interruption \Hypertarget{group___u_a_r_t___interrupt__definition_gab8899f6307781779f65a7c18aabb3204}\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_WUF@{UART\_IT\_WUF}}
\index{UART\_IT\_WUF@{UART\_IT\_WUF}!UART Interrupts Definition@{UART Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_IT\_WUF}{UART\_IT\_WUF}}
{\footnotesize\ttfamily \label{group___u_a_r_t___interrupt__definition_gab8899f6307781779f65a7c18aabb3204} 
\#define UART\+\_\+\+IT\+\_\+\+WUF~0x1476U}

UART wake-\/up from stop mode interruption ~\newline
 