#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x20b1dd0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x20f5870_0 .var "clk", 0 0;
v0x20f59c0_0 .net "led", 0 0, v0x20f53e0_0;  1 drivers
v0x20f5a80_0 .var "ntr_clk", 0 0;
v0x20f5b50_0 .var "ntr_data", 7 0;
S_0x20b1f50 .scope module, "test" "top" 2 11, 3 3 0, S_0x20b1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "ntr_data"
    .port_info 2 /INPUT 1 "ntr_clk"
    .port_info 3 /OUTPUT 1 "led"
P_0x20cb280 .param/l "init" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x20cb2c0 .param/l "set_led" 0 3 5, +C4<00000000000000000000000000000010>;
P_0x20cb300 .param/l "wait_next" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x20cb340 .param/l "wait_ready" 0 3 5, +C4<00000000000000000000000000000001>;
v0x20f5260_0 .net "clk", 0 0, v0x20f5870_0;  1 drivers
v0x20f5320_0 .net "command", 63 0, v0x20f4770_0;  1 drivers
v0x20f53e0_0 .var "led", 0 0;
v0x20f5480_0 .net "ntr_clk", 0 0, v0x20f5a80_0;  1 drivers
v0x20f5550_0 .net "ntr_data", 7 0, v0x20f5b50_0;  1 drivers
v0x20f5690_0 .net "ready", 0 0, v0x20f4fd0_0;  1 drivers
v0x20f5730_0 .var "state", 2 0;
E_0x20ad550 .event edge, v0x20f5730_0, v0x20f4770_0;
S_0x20bcfd0 .scope module, "ntr_bus" "parallel" 3 16, 4 3 0, S_0x20b1f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "data"
    .port_info 2 /INPUT 1 "par_clk"
    .port_info 3 /OUTPUT 64 "command"
    .port_info 4 /OUTPUT 1 "ready"
P_0x20bd1a0 .param/l "CMD_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x20bd1e0 .param/l "DAT_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x20bd220 .param/l "dat_ready" 0 4 7, +C4<00000000000000000000000000000011>;
P_0x20bd260 .param/l "init" 0 4 6, +C4<00000000000000000000000000000000>;
P_0x20bd2a0 .param/l "sample" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x20bd2e0 .param/l "wait_high" 0 4 6, +C4<00000000000000000000000000000010>;
P_0x20bd320 .param/l "wait_low" 0 4 6, +C4<00000000000000000000000000000100>;
v0x20f49e0_0 .net "clk", 0 0, v0x20f5870_0;  alias, 1 drivers
v0x20f4af0_0 .net "command", 63 0, v0x20f4770_0;  alias, 1 drivers
v0x20f4bb0_0 .net "count", 7 0, v0x20f3e60_0;  1 drivers
v0x20f4c80_0 .var "count_rst", 0 0;
v0x20f4d50_0 .net "data", 7 0, v0x20f5b50_0;  alias, 1 drivers
v0x20f4e40_0 .var "enable", 0 0;
v0x20f4f30_0 .net "par_clk", 0 0, v0x20f5a80_0;  alias, 1 drivers
v0x20f4fd0_0 .var "ready", 0 0;
v0x20f5070_0 .var "state", 2 0;
E_0x20b92c0 .event edge, v0x20f5070_0;
S_0x20b8100 .scope module, "counter" "up_counter" 4 19, 5 1 0, S_0x20bcfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 8 "out"
P_0x20b8aa0 .param/l "MAX" 0 5 2, +C4<00000000000000000000000011111111>;
P_0x20b8ae0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x20cfe70_0 .net "clk", 0 0, v0x20f5870_0;  alias, 1 drivers
v0x20f3da0_0 .net "en", 0 0, v0x20f4e40_0;  1 drivers
v0x20f3e60_0 .var "out", 7 0;
v0x20f3f50_0 .net "rst", 0 0, v0x20f4c80_0;  1 drivers
E_0x20b9970 .event posedge, v0x20cfe70_0;
S_0x20f40c0 .scope module, "shift" "byte_shifter" 4 18, 6 1 0, S_0x20bcfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 64 "out"
P_0x20f42b0 .param/l "SIZE" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x20f42f0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
v0x20f4500_0 .net "clk", 0 0, v0x20f5870_0;  alias, 1 drivers
v0x20f45d0_0 .net "en", 0 0, v0x20f4e40_0;  alias, 1 drivers
v0x20f46a0_0 .net "in", 7 0, v0x20f5b50_0;  alias, 1 drivers
v0x20f4770_0 .var "out", 63 0;
L_0x7fafb9c15018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20f4830_0 .net "rst", 0 0, L_0x7fafb9c15018;  1 drivers
    .scope S_0x20f40c0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x20f4770_0, 0;
    %end;
    .thread T_0;
    .scope S_0x20f40c0;
T_1 ;
    %wait E_0x20b9970;
    %load/vec4 v0x20f4830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x20f4770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x20f45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x20f46a0_0;
    %load/vec4 v0x20f4770_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20f4770_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x20f4770_0;
    %assign/vec4 v0x20f4770_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20b8100;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x20f3e60_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x20b8100;
T_3 ;
    %wait E_0x20b9970;
    %load/vec4 v0x20f3f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x20f3e60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x20f3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x20f3e60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x20f3e60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x20f3e60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x20f3e60_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x20f3e60_0;
    %assign/vec4 v0x20f3e60_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20bcfd0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %end;
    .thread T_4;
    .scope S_0x20bcfd0;
T_5 ;
    %wait E_0x20b9970;
    %load/vec4 v0x20f5070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x20f4f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x20f5070_0;
    %assign/vec4 v0x20f5070_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x20f4f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x20f5070_0;
    %assign/vec4 v0x20f5070_0, 0;
T_5.9 ;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x20f4f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x20f4bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
T_5.13 ;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x20f5070_0, 0;
T_5.11 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20bcfd0;
T_6 ;
    %wait E_0x20b92c0;
    %load/vec4 v0x20f5070_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f4fd0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f4fd0_0, 0, 1;
T_6.1 ;
    %load/vec4 v0x20f5070_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f4c80_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f4c80_0, 0, 1;
T_6.3 ;
    %load/vec4 v0x20f5070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f4e40_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f4e40_0, 0, 1;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x20b1f50;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20f5730_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x20b1f50;
T_8 ;
    %wait E_0x20b9970;
    %load/vec4 v0x20f5730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x20f5730_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x20f5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x20f5730_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x20f5730_0;
    %assign/vec4 v0x20f5730_0, 0;
T_8.6 ;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x20f5730_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x20f5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x20f5730_0;
    %assign/vec4 v0x20f5730_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x20f5730_0, 0;
T_8.8 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x20b1f50;
T_9 ;
    %wait E_0x20ad550;
    %load/vec4 v0x20f5730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f53e0_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x20f5730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20f5320_0;
    %parti/s 8, 0, 2;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x20f5320_0;
    %parti/s 1, 56, 7;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %and;
    %pad/u 1;
    %store/vec4 v0x20f53e0_0, 0, 1;
T_9.4 ;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x20b1dd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5870_0, 0, 1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v0x20f5870_0;
    %inv;
    %store/vec4 v0x20f5870_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x20b1dd0;
T_11 ;
    %vpi_call/w 2 21 "$monitor", "ntr_clk: %b, ntr_data: %x, led: %b", v0x20f5a80_0, v0x20f5b50_0, v0x20f59c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x20f5b50_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a80_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 2 62 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./top.v";
    "./parallel.v";
    "./up_counter.v";
    "./byte_shifter.v";
