// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer3_ACC_Array_8_16,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.091750,HLS_SYN_LAT=3,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1687,HLS_SYN_LUT=2353,HLS_VERSION=2018_3}" *)

module Layer3_ACC_Array_8_16 (
        ap_clk,
        ap_rst_n,
        c_Data_TDATA,
        c_Data_TVALID,
        c_Data_TREADY,
        Bias_Data,
        d_Data_TDATA,
        d_Data_TVALID,
        d_Data_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst_n;
input  [255:0] c_Data_TDATA;
input   c_Data_TVALID;
output   c_Data_TREADY;
input  [255:0] Bias_Data;
output  [127:0] d_Data_TDATA;
output   d_Data_TVALID;
input   d_Data_TREADY;

 reg    ap_rst_n_inv;
reg   [255:0] c_Data_0_data_out;
wire    c_Data_0_vld_in;
wire    c_Data_0_vld_out;
wire    c_Data_0_ack_in;
reg    c_Data_0_ack_out;
reg   [255:0] c_Data_0_payload_A;
reg   [255:0] c_Data_0_payload_B;
reg    c_Data_0_sel_rd;
reg    c_Data_0_sel_wr;
wire    c_Data_0_sel;
wire    c_Data_0_load_A;
wire    c_Data_0_load_B;
reg   [1:0] c_Data_0_state;
wire    c_Data_0_state_cmp_full;
reg   [127:0] d_Data_1_data_in;
reg   [127:0] d_Data_1_data_out;
reg    d_Data_1_vld_in;
wire    d_Data_1_vld_out;
wire    d_Data_1_ack_in;
wire    d_Data_1_ack_out;
reg   [127:0] d_Data_1_payload_A;
reg   [127:0] d_Data_1_payload_B;
reg    d_Data_1_sel_rd;
reg    d_Data_1_sel_wr;
wire    d_Data_1_sel;
wire    d_Data_1_load_A;
wire    d_Data_1_load_B;
reg   [1:0] d_Data_1_state;
wire    d_Data_1_state_cmp_full;
reg   [7:0] cnt;
reg   [31:0] d_t_0;
reg   [31:0] d_t_1;
reg   [31:0] d_t_2;
reg   [31:0] d_t_3;
reg   [31:0] d_t_4;
reg   [31:0] d_t_5;
reg   [31:0] d_t_6;
reg   [31:0] d_t_7;
reg   [31:0] d_t_8;
reg   [31:0] d_t_9;
reg   [31:0] d_t_10;
reg   [31:0] d_t_11;
reg   [31:0] d_t_12;
reg   [31:0] d_t_13;
reg   [31:0] d_t_14;
reg   [31:0] d_t_15;
reg    c_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_fu_359_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_reg_1551;
wire   [0:0] tmp_1_42_fu_429_p2;
reg   [0:0] tmp_1_42_reg_1555;
reg    d_Data_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] tmp_reg_1551_pp0_iter1_reg;
reg   [0:0] tmp_1_42_reg_1555_pp0_iter1_reg;
reg    ap_predicate_op27_read_state1;
reg    ap_predicate_op55_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op247_write_state3;
reg    ap_predicate_op249_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] tmp_50_reg_1559;
reg   [15:0] tmp_52_reg_1564;
reg   [15:0] tmp_54_reg_1569;
reg   [15:0] tmp_56_reg_1574;
reg   [15:0] tmp_58_reg_1579;
reg   [15:0] tmp_60_reg_1584;
reg   [15:0] tmp_62_reg_1589;
reg   [15:0] tmp_64_reg_1594;
reg   [15:0] tmp_33_reg_1599;
reg   [15:0] tmp_35_reg_1604;
reg   [15:0] tmp_37_reg_1609;
reg   [15:0] tmp_39_reg_1614;
reg   [15:0] tmp_41_reg_1619;
reg   [15:0] tmp_43_reg_1624;
reg   [15:0] tmp_45_reg_1629;
reg   [15:0] tmp_47_reg_1634;
wire   [127:0] tmp_65_fu_1205_p9;
reg    ap_predicate_op154_read_state2;
reg    ap_predicate_op181_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_predicate_op180_write_state2;
reg    ap_block_state2_io;
reg    ap_block_state4_pp0_stage1_iter1;
reg    ap_predicate_op259_write_state4;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage1_11001;
reg   [15:0] tmp_43_1_reg_1644;
reg   [15:0] tmp_48_1_reg_1649;
reg   [15:0] tmp_53_1_reg_1654;
reg   [15:0] tmp_58_1_reg_1659;
reg   [15:0] tmp_63_1_reg_1664;
reg   [15:0] tmp_68_1_reg_1669;
reg   [15:0] tmp_73_1_reg_1674;
reg   [15:0] tmp_78_1_reg_1679;
wire   [127:0] tmp_66_fu_1538_p9;
reg    ap_block_pp0_stage1_subdone;
wire   [7:0] tmp_79_fu_535_p2;
wire   [31:0] tmp_68_fu_439_p2;
wire   [31:0] tmp_3_fu_705_p2;
wire   [31:0] tmp_70_fu_451_p2;
wire   [31:0] tmp_s_fu_739_p2;
wire   [31:0] tmp_72_fu_463_p2;
wire   [31:0] tmp_12_fu_773_p2;
wire   [31:0] tmp_74_fu_475_p2;
wire   [31:0] tmp_16_fu_807_p2;
wire   [31:0] tmp_76_fu_487_p2;
wire   [31:0] tmp_20_fu_841_p2;
wire   [31:0] tmp_78_fu_499_p2;
wire   [31:0] tmp_24_fu_875_p2;
wire   [31:0] tmp_81_fu_511_p2;
wire   [31:0] tmp_28_fu_909_p2;
wire   [31:0] tmp_83_fu_523_p2;
wire   [31:0] tmp_32_fu_943_p2;
wire   [31:0] tmp_81_1_fu_1109_p2;
wire   [31:0] tmp_5_1_fu_1365_p2;
wire   [31:0] tmp_84_1_fu_1121_p2;
wire   [31:0] tmp_1_fu_1388_p2;
wire   [31:0] tmp_87_1_fu_1133_p2;
wire   [31:0] tmp_14_1_fu_1411_p2;
wire   [31:0] tmp_90_1_fu_1145_p2;
wire   [31:0] tmp_19_1_fu_1434_p2;
wire   [31:0] tmp_93_1_fu_1157_p2;
wire   [31:0] tmp_24_1_fu_1457_p2;
wire   [31:0] tmp_96_1_fu_1169_p2;
wire   [31:0] tmp_29_1_fu_1480_p2;
wire   [31:0] tmp_99_1_fu_1181_p2;
wire   [31:0] tmp_34_1_fu_1503_p2;
wire   [31:0] tmp_102_1_fu_1193_p2;
wire   [31:0] tmp_39_1_fu_1526_p2;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_108_fu_435_p1;
wire   [31:0] grp_fu_215_p4;
wire   [31:0] grp_fu_225_p4;
wire   [31:0] grp_fu_235_p4;
wire   [31:0] grp_fu_245_p4;
wire   [31:0] grp_fu_255_p4;
wire   [31:0] grp_fu_265_p4;
wire   [31:0] grp_fu_275_p4;
wire   [30:0] tmp_2_fu_369_p1;
wire   [30:0] tmp_106_fu_553_p1;
wire   [30:0] tmp_49_fu_557_p2;
wire   [30:0] tmp_5_fu_377_p1;
wire   [30:0] grp_fu_285_p4;
wire   [30:0] tmp_51_fu_573_p2;
wire   [30:0] tmp_34_fu_385_p1;
wire   [30:0] grp_fu_295_p4;
wire   [30:0] tmp_53_fu_589_p2;
wire   [30:0] tmp_67_fu_393_p1;
wire   [30:0] grp_fu_305_p4;
wire   [30:0] tmp_55_fu_605_p2;
wire   [30:0] tmp_84_fu_401_p1;
wire   [30:0] grp_fu_315_p4;
wire   [30:0] tmp_57_fu_621_p2;
wire   [30:0] tmp_92_fu_409_p1;
wire   [30:0] grp_fu_325_p4;
wire   [30:0] tmp_59_fu_637_p2;
wire   [30:0] tmp_93_fu_417_p1;
wire   [30:0] grp_fu_335_p4;
wire   [30:0] tmp_61_fu_653_p2;
wire   [30:0] tmp_94_fu_425_p1;
wire   [30:0] grp_fu_345_p4;
wire   [30:0] tmp_63_fu_669_p2;
wire   [15:0] tmp_103_fu_685_p1;
wire   [22:0] tmp_4_fu_689_p3;
wire   [31:0] tmp_104_fu_701_p1;
wire  signed [31:0] tmp_4_cast_fu_697_p1;
wire   [15:0] tmp_6_fu_717_p4;
wire   [22:0] tmp_9_fu_727_p3;
wire  signed [31:0] tmp_9_cast_fu_735_p1;
wire   [15:0] tmp_8_fu_751_p4;
wire   [22:0] tmp_10_fu_761_p3;
wire  signed [31:0] tmp_13_cast_fu_769_p1;
wire   [15:0] tmp_13_fu_785_p4;
wire   [22:0] tmp_14_fu_795_p3;
wire  signed [31:0] tmp_18_cast_fu_803_p1;
wire   [15:0] tmp_17_fu_819_p4;
wire   [22:0] tmp_18_fu_829_p3;
wire  signed [31:0] tmp_23_cast_fu_837_p1;
wire   [15:0] tmp_21_fu_853_p4;
wire   [22:0] tmp_22_fu_863_p3;
wire  signed [31:0] tmp_28_cast_fu_871_p1;
wire   [15:0] tmp_25_fu_887_p4;
wire   [22:0] tmp_26_fu_897_p3;
wire  signed [31:0] tmp_33_cast_fu_905_p1;
wire   [15:0] tmp_29_fu_921_p4;
wire   [22:0] tmp_30_fu_931_p3;
wire  signed [31:0] tmp_38_cast_fu_939_p1;
wire   [31:0] tmp_109_fu_1105_p1;
wire   [30:0] tmp_95_fu_1045_p1;
wire   [30:0] tmp_107_fu_1218_p1;
wire   [30:0] tmp_41_1_fu_1222_p2;
wire   [30:0] tmp_96_fu_1053_p1;
wire   [30:0] tmp_46_1_fu_1238_p2;
wire   [30:0] tmp_97_fu_1061_p1;
wire   [30:0] tmp_51_1_fu_1254_p2;
wire   [30:0] tmp_98_fu_1069_p1;
wire   [30:0] tmp_56_1_fu_1270_p2;
wire   [30:0] tmp_99_fu_1077_p1;
wire   [30:0] tmp_61_1_fu_1286_p2;
wire   [30:0] tmp_100_fu_1085_p1;
wire   [30:0] tmp_66_1_fu_1302_p2;
wire   [30:0] tmp_101_fu_1093_p1;
wire   [30:0] tmp_71_1_fu_1318_p2;
wire   [30:0] tmp_102_fu_1101_p1;
wire   [30:0] tmp_76_1_fu_1334_p2;
wire   [22:0] tmp_4_1_fu_1350_p3;
wire   [31:0] tmp_105_fu_1361_p1;
wire  signed [31:0] tmp_4_1_cast_fu_1357_p1;
wire   [22:0] tmp_9_1_fu_1377_p3;
wire  signed [31:0] tmp_9_1_cast_fu_1384_p1;
wire   [22:0] tmp_13_1_fu_1400_p3;
wire  signed [31:0] tmp_13_1_cast_fu_1407_p1;
wire   [22:0] tmp_18_1_fu_1423_p3;
wire  signed [31:0] tmp_18_1_cast_fu_1430_p1;
wire   [22:0] tmp_23_1_fu_1446_p3;
wire  signed [31:0] tmp_23_1_cast_fu_1453_p1;
wire   [22:0] tmp_28_1_fu_1469_p3;
wire  signed [31:0] tmp_28_1_cast_fu_1476_p1;
wire   [22:0] tmp_33_1_fu_1492_p3;
wire  signed [31:0] tmp_33_1_cast_fu_1499_p1;
wire   [22:0] tmp_38_1_fu_1515_p3;
wire  signed [31:0] tmp_38_1_cast_fu_1522_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_346;
reg    ap_condition_386;

// power-on initialization
initial begin
#0 c_Data_0_sel_rd = 1'b0;
#0 c_Data_0_sel_wr = 1'b0;
#0 c_Data_0_state = 2'd0;
#0 d_Data_1_sel_rd = 1'b0;
#0 d_Data_1_sel_wr = 1'b0;
#0 d_Data_1_state = 2'd0;
#0 cnt = 8'd0;
#0 d_t_0 = 32'd0;
#0 d_t_1 = 32'd0;
#0 d_t_2 = 32'd0;
#0 d_t_3 = 32'd0;
#0 d_t_4 = 32'd0;
#0 d_t_5 = 32'd0;
#0 d_t_6 = 32'd0;
#0 d_t_7 = 32'd0;
#0 d_t_8 = 32'd0;
#0 d_t_9 = 32'd0;
#0 d_t_10 = 32'd0;
#0 d_t_11 = 32'd0;
#0 d_t_12 = 32'd0;
#0 d_t_13 = 32'd0;
#0 d_t_14 = 32'd0;
#0 d_t_15 = 32'd0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((c_Data_0_ack_out == 1'b1) & (c_Data_0_vld_out == 1'b1))) begin
            c_Data_0_sel_rd <= ~c_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((c_Data_0_ack_in == 1'b1) & (c_Data_0_vld_in == 1'b1))) begin
            c_Data_0_sel_wr <= ~c_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        c_Data_0_state <= 2'd0;
    end else begin
        if ((((c_Data_0_vld_in == 1'b0) & (c_Data_0_state == 2'd2)) | ((c_Data_0_vld_in == 1'b0) & (c_Data_0_state == 2'd3) & (c_Data_0_ack_out == 1'b1)))) begin
            c_Data_0_state <= 2'd2;
        end else if ((((c_Data_0_ack_out == 1'b0) & (c_Data_0_state == 2'd1)) | ((c_Data_0_ack_out == 1'b0) & (c_Data_0_state == 2'd3) & (c_Data_0_vld_in == 1'b1)))) begin
            c_Data_0_state <= 2'd1;
        end else if (((~((c_Data_0_vld_in == 1'b0) & (c_Data_0_ack_out == 1'b1)) & ~((c_Data_0_ack_out == 1'b0) & (c_Data_0_vld_in == 1'b1)) & (c_Data_0_state == 2'd3)) | ((c_Data_0_state == 2'd1) & (c_Data_0_ack_out == 1'b1)) | ((c_Data_0_state == 2'd2) & (c_Data_0_vld_in == 1'b1)))) begin
            c_Data_0_state <= 2'd3;
        end else begin
            c_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((d_Data_1_ack_out == 1'b1) & (d_Data_1_vld_out == 1'b1))) begin
            d_Data_1_sel_rd <= ~d_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((d_Data_1_ack_in == 1'b1) & (d_Data_1_vld_in == 1'b1))) begin
            d_Data_1_sel_wr <= ~d_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        d_Data_1_state <= 2'd0;
    end else begin
        if ((((d_Data_1_state == 2'd2) & (d_Data_1_vld_in == 1'b0)) | ((d_Data_1_state == 2'd3) & (d_Data_1_vld_in == 1'b0) & (d_Data_1_ack_out == 1'b1)))) begin
            d_Data_1_state <= 2'd2;
        end else if ((((d_Data_1_state == 2'd3) & (d_Data_1_ack_out == 1'b0) & (d_Data_1_vld_in == 1'b1)) | ((d_Data_1_state == 2'd1) & (d_Data_1_ack_out == 1'b0)))) begin
            d_Data_1_state <= 2'd1;
        end else if ((((d_Data_1_state == 2'd2) & (d_Data_1_vld_in == 1'b1)) | (~((d_Data_1_vld_in == 1'b0) & (d_Data_1_ack_out == 1'b1)) & ~((d_Data_1_ack_out == 1'b0) & (d_Data_1_vld_in == 1'b1)) & (d_Data_1_state == 2'd3)) | ((d_Data_1_state == 2'd1) & (d_Data_1_ack_out == 1'b1)))) begin
            d_Data_1_state <= 2'd3;
        end else begin
            d_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            cnt <= 8'd1;
        end else if (((tmp_1_42_fu_429_p2 == 1'd1) & (tmp_fu_359_p2 == 1'd0))) begin
            cnt <= 8'd0;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            cnt <= tmp_79_fu_535_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_0 <= tmp_3_fu_705_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_0 <= tmp_68_fu_439_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_1 <= tmp_s_fu_739_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_1 <= tmp_70_fu_451_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_10 <= tmp_14_1_fu_1411_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_10 <= tmp_87_1_fu_1133_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_11 <= tmp_19_1_fu_1434_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_11 <= tmp_90_1_fu_1145_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_12 <= tmp_24_1_fu_1457_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_12 <= tmp_93_1_fu_1157_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_13 <= tmp_29_1_fu_1480_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_13 <= tmp_96_1_fu_1169_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_14 <= tmp_34_1_fu_1503_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_14 <= tmp_99_1_fu_1181_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_15 <= tmp_39_1_fu_1526_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_15 <= tmp_102_1_fu_1193_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_2 <= tmp_12_fu_773_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_2 <= tmp_72_fu_463_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_3 <= tmp_16_fu_807_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_3 <= tmp_74_fu_475_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_4 <= tmp_20_fu_841_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_4 <= tmp_76_fu_487_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_5 <= tmp_24_fu_875_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_5 <= tmp_78_fu_499_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_6 <= tmp_28_fu_909_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_6 <= tmp_81_fu_511_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((tmp_fu_359_p2 == 1'd1)) begin
            d_t_7 <= tmp_32_fu_943_p2;
        end else if (((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0))) begin
            d_t_7 <= tmp_83_fu_523_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_8 <= tmp_5_1_fu_1365_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_8 <= tmp_81_1_fu_1109_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((tmp_reg_1551 == 1'd1)) begin
            d_t_9 <= tmp_1_fu_1388_p2;
        end else if (((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0))) begin
            d_t_9 <= tmp_84_1_fu_1121_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((c_Data_0_load_A == 1'b1)) begin
        c_Data_0_payload_A <= c_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((c_Data_0_load_B == 1'b1)) begin
        c_Data_0_payload_B <= c_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((d_Data_1_load_A == 1'b1)) begin
        d_Data_1_payload_A <= d_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((d_Data_1_load_B == 1'b1)) begin
        d_Data_1_payload_B <= d_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_359_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_42_reg_1555 <= tmp_1_42_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_42_reg_1555_pp0_iter1_reg <= tmp_1_42_reg_1555;
        tmp_reg_1551 <= tmp_fu_359_p2;
        tmp_reg_1551_pp0_iter1_reg <= tmp_reg_1551;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_359_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_33_reg_1599 <= {{Bias_Data[143:128]}};
        tmp_35_reg_1604 <= {{Bias_Data[159:144]}};
        tmp_37_reg_1609 <= {{Bias_Data[175:160]}};
        tmp_39_reg_1614 <= {{Bias_Data[191:176]}};
        tmp_41_reg_1619 <= {{Bias_Data[207:192]}};
        tmp_43_reg_1624 <= {{Bias_Data[223:208]}};
        tmp_45_reg_1629 <= {{Bias_Data[239:224]}};
        tmp_47_reg_1634 <= {{Bias_Data[255:240]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_43_1_reg_1644 <= {{tmp_41_1_fu_1222_p2[30:15]}};
        tmp_48_1_reg_1649 <= {{tmp_46_1_fu_1238_p2[30:15]}};
        tmp_53_1_reg_1654 <= {{tmp_51_1_fu_1254_p2[30:15]}};
        tmp_58_1_reg_1659 <= {{tmp_56_1_fu_1270_p2[30:15]}};
        tmp_63_1_reg_1664 <= {{tmp_61_1_fu_1286_p2[30:15]}};
        tmp_68_1_reg_1669 <= {{tmp_66_1_fu_1302_p2[30:15]}};
        tmp_73_1_reg_1674 <= {{tmp_71_1_fu_1318_p2[30:15]}};
        tmp_78_1_reg_1679 <= {{tmp_76_1_fu_1334_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_42_fu_429_p2 == 1'd1) & (tmp_fu_359_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_50_reg_1559 <= {{tmp_49_fu_557_p2[30:15]}};
        tmp_52_reg_1564 <= {{tmp_51_fu_573_p2[30:15]}};
        tmp_54_reg_1569 <= {{tmp_53_fu_589_p2[30:15]}};
        tmp_56_reg_1574 <= {{tmp_55_fu_605_p2[30:15]}};
        tmp_58_reg_1579 <= {{tmp_57_fu_621_p2[30:15]}};
        tmp_60_reg_1584 <= {{tmp_59_fu_637_p2[30:15]}};
        tmp_62_reg_1589 <= {{tmp_61_fu_653_p2[30:15]}};
        tmp_64_reg_1594 <= {{tmp_63_fu_669_p2[30:15]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op181_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op154_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((tmp_reg_1551 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((ap_predicate_op55_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op27_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_fu_359_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        c_Data_0_ack_out = 1'b1;
    end else begin
        c_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((c_Data_0_sel == 1'b1)) begin
        c_Data_0_data_out = c_Data_0_payload_B;
    end else begin
        c_Data_0_data_out = c_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_reg_1551 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_42_fu_429_p2 == 1'd1) & (tmp_fu_359_p2 == 1'd0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_fu_359_p2 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        c_Data_TDATA_blk_n = c_Data_0_state[1'd0];
    end else begin
        c_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op249_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_Data_1_data_in = tmp_66_fu_1538_p9;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op180_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        d_Data_1_data_in = tmp_65_fu_1205_p9;
    end else begin
        d_Data_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((d_Data_1_sel == 1'b1)) begin
        d_Data_1_data_out = d_Data_1_payload_B;
    end else begin
        d_Data_1_data_out = d_Data_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op180_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((ap_predicate_op249_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        d_Data_1_vld_in = 1'b1;
    end else begin
        d_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_42_reg_1555_pp0_iter1_reg == 1'd1) & (tmp_reg_1551_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        d_Data_TDATA_blk_n = d_Data_1_state[1'd1];
    end else begin
        d_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((tmp_fu_359_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((tmp_fu_359_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((tmp_fu_359_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((d_Data_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op181_read_state2 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1)) | ((tmp_reg_1551 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((d_Data_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op181_read_state2 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1)) | ((tmp_reg_1551 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((d_Data_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op181_read_state2 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1)) | ((tmp_reg_1551 == 1'd1) & (c_Data_0_vld_out == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1)) | ((tmp_fu_359_p2 == 1'd1) & (c_Data_0_vld_out == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = ((d_Data_1_ack_in == 1'b0) & (ap_predicate_op180_write_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((c_Data_0_vld_out == 1'b0) & (ap_predicate_op181_read_state2 == 1'b1)) | ((c_Data_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1)) | ((tmp_reg_1551 == 1'd1) & (c_Data_0_vld_out == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((d_Data_1_ack_in == 1'b0) & (ap_predicate_op249_write_state3 == 1'b1)) | ((d_Data_1_ack_in == 1'b0) & (ap_predicate_op247_write_state3 == 1'b1)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((d_Data_1_ack_in == 1'b0) & (ap_predicate_op259_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = (d_Data_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_346 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_386 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op154_read_state2 = ((tmp_1_42_reg_1555 == 1'd0) & (tmp_reg_1551 == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_write_state2 = ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_read_state2 = ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0));
end

always @ (*) begin
    ap_predicate_op247_write_state3 = ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0));
end

always @ (*) begin
    ap_predicate_op249_write_state3 = ((tmp_1_42_reg_1555 == 1'd1) & (tmp_reg_1551 == 1'd0));
end

always @ (*) begin
    ap_predicate_op259_write_state4 = ((tmp_1_42_reg_1555_pp0_iter1_reg == 1'd1) & (tmp_reg_1551_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op27_read_state1 = ((tmp_1_42_fu_429_p2 == 1'd0) & (tmp_fu_359_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op55_read_state1 = ((tmp_1_42_fu_429_p2 == 1'd1) & (tmp_fu_359_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_Data_0_ack_in = c_Data_0_state[1'd1];

assign c_Data_0_load_A = (~c_Data_0_sel_wr & c_Data_0_state_cmp_full);

assign c_Data_0_load_B = (c_Data_0_state_cmp_full & c_Data_0_sel_wr);

assign c_Data_0_sel = c_Data_0_sel_rd;

assign c_Data_0_state_cmp_full = ((c_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign c_Data_0_vld_in = c_Data_TVALID;

assign c_Data_0_vld_out = c_Data_0_state[1'd0];

assign c_Data_TREADY = c_Data_0_state[1'd1];

assign d_Data_1_ack_in = d_Data_1_state[1'd1];

assign d_Data_1_ack_out = d_Data_TREADY;

assign d_Data_1_load_A = (~d_Data_1_sel_wr & d_Data_1_state_cmp_full);

assign d_Data_1_load_B = (d_Data_1_state_cmp_full & d_Data_1_sel_wr);

assign d_Data_1_sel = d_Data_1_sel_rd;

assign d_Data_1_state_cmp_full = ((d_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign d_Data_1_vld_out = d_Data_1_state[1'd0];

assign d_Data_TDATA = d_Data_1_data_out;

assign d_Data_TVALID = d_Data_1_state[1'd0];

assign grp_fu_215_p4 = {{c_Data_0_data_out[63:32]}};

assign grp_fu_225_p4 = {{c_Data_0_data_out[95:64]}};

assign grp_fu_235_p4 = {{c_Data_0_data_out[127:96]}};

assign grp_fu_245_p4 = {{c_Data_0_data_out[159:128]}};

assign grp_fu_255_p4 = {{c_Data_0_data_out[191:160]}};

assign grp_fu_265_p4 = {{c_Data_0_data_out[223:192]}};

assign grp_fu_275_p4 = {{c_Data_0_data_out[255:224]}};

assign grp_fu_285_p4 = {{c_Data_0_data_out[62:32]}};

assign grp_fu_295_p4 = {{c_Data_0_data_out[94:64]}};

assign grp_fu_305_p4 = {{c_Data_0_data_out[126:96]}};

assign grp_fu_315_p4 = {{c_Data_0_data_out[158:128]}};

assign grp_fu_325_p4 = {{c_Data_0_data_out[190:160]}};

assign grp_fu_335_p4 = {{c_Data_0_data_out[222:192]}};

assign grp_fu_345_p4 = {{c_Data_0_data_out[254:224]}};

assign tmp_100_fu_1085_p1 = d_t_13[30:0];

assign tmp_101_fu_1093_p1 = d_t_14[30:0];

assign tmp_102_1_fu_1193_p2 = (grp_fu_275_p4 + d_t_15);

assign tmp_102_fu_1101_p1 = d_t_15[30:0];

assign tmp_103_fu_685_p1 = Bias_Data[15:0];

assign tmp_104_fu_701_p1 = c_Data_0_data_out[31:0];

assign tmp_105_fu_1361_p1 = c_Data_0_data_out[31:0];

assign tmp_106_fu_553_p1 = c_Data_0_data_out[30:0];

assign tmp_107_fu_1218_p1 = c_Data_0_data_out[30:0];

assign tmp_108_fu_435_p1 = c_Data_0_data_out[31:0];

assign tmp_109_fu_1105_p1 = c_Data_0_data_out[31:0];

assign tmp_10_fu_761_p3 = {{tmp_8_fu_751_p4}, {7'd0}};

assign tmp_12_fu_773_p2 = ($signed(grp_fu_225_p4) + $signed(tmp_13_cast_fu_769_p1));

assign tmp_13_1_cast_fu_1407_p1 = $signed(tmp_13_1_fu_1400_p3);

assign tmp_13_1_fu_1400_p3 = {{tmp_37_reg_1609}, {7'd0}};

assign tmp_13_cast_fu_769_p1 = $signed(tmp_10_fu_761_p3);

assign tmp_13_fu_785_p4 = {{Bias_Data[63:48]}};

assign tmp_14_1_fu_1411_p2 = ($signed(grp_fu_225_p4) + $signed(tmp_13_1_cast_fu_1407_p1));

assign tmp_14_fu_795_p3 = {{tmp_13_fu_785_p4}, {7'd0}};

assign tmp_16_fu_807_p2 = ($signed(grp_fu_235_p4) + $signed(tmp_18_cast_fu_803_p1));

assign tmp_17_fu_819_p4 = {{Bias_Data[79:64]}};

assign tmp_18_1_cast_fu_1430_p1 = $signed(tmp_18_1_fu_1423_p3);

assign tmp_18_1_fu_1423_p3 = {{tmp_39_reg_1614}, {7'd0}};

assign tmp_18_cast_fu_803_p1 = $signed(tmp_14_fu_795_p3);

assign tmp_18_fu_829_p3 = {{tmp_17_fu_819_p4}, {7'd0}};

assign tmp_19_1_fu_1434_p2 = ($signed(grp_fu_235_p4) + $signed(tmp_18_1_cast_fu_1430_p1));

assign tmp_1_42_fu_429_p2 = ((cnt == 8'd8) ? 1'b1 : 1'b0);

assign tmp_1_fu_1388_p2 = ($signed(grp_fu_215_p4) + $signed(tmp_9_1_cast_fu_1384_p1));

assign tmp_20_fu_841_p2 = ($signed(grp_fu_245_p4) + $signed(tmp_23_cast_fu_837_p1));

assign tmp_21_fu_853_p4 = {{Bias_Data[95:80]}};

assign tmp_22_fu_863_p3 = {{tmp_21_fu_853_p4}, {7'd0}};

assign tmp_23_1_cast_fu_1453_p1 = $signed(tmp_23_1_fu_1446_p3);

assign tmp_23_1_fu_1446_p3 = {{tmp_41_reg_1619}, {7'd0}};

assign tmp_23_cast_fu_837_p1 = $signed(tmp_18_fu_829_p3);

assign tmp_24_1_fu_1457_p2 = ($signed(grp_fu_245_p4) + $signed(tmp_23_1_cast_fu_1453_p1));

assign tmp_24_fu_875_p2 = ($signed(grp_fu_255_p4) + $signed(tmp_28_cast_fu_871_p1));

assign tmp_25_fu_887_p4 = {{Bias_Data[111:96]}};

assign tmp_26_fu_897_p3 = {{tmp_25_fu_887_p4}, {7'd0}};

assign tmp_28_1_cast_fu_1476_p1 = $signed(tmp_28_1_fu_1469_p3);

assign tmp_28_1_fu_1469_p3 = {{tmp_43_reg_1624}, {7'd0}};

assign tmp_28_cast_fu_871_p1 = $signed(tmp_22_fu_863_p3);

assign tmp_28_fu_909_p2 = ($signed(grp_fu_265_p4) + $signed(tmp_33_cast_fu_905_p1));

assign tmp_29_1_fu_1480_p2 = ($signed(grp_fu_255_p4) + $signed(tmp_28_1_cast_fu_1476_p1));

assign tmp_29_fu_921_p4 = {{Bias_Data[127:112]}};

assign tmp_2_fu_369_p1 = d_t_0[30:0];

assign tmp_30_fu_931_p3 = {{tmp_29_fu_921_p4}, {7'd0}};

assign tmp_32_fu_943_p2 = ($signed(grp_fu_275_p4) + $signed(tmp_38_cast_fu_939_p1));

assign tmp_33_1_cast_fu_1499_p1 = $signed(tmp_33_1_fu_1492_p3);

assign tmp_33_1_fu_1492_p3 = {{tmp_45_reg_1629}, {7'd0}};

assign tmp_33_cast_fu_905_p1 = $signed(tmp_26_fu_897_p3);

assign tmp_34_1_fu_1503_p2 = ($signed(grp_fu_265_p4) + $signed(tmp_33_1_cast_fu_1499_p1));

assign tmp_34_fu_385_p1 = d_t_2[30:0];

assign tmp_38_1_cast_fu_1522_p1 = $signed(tmp_38_1_fu_1515_p3);

assign tmp_38_1_fu_1515_p3 = {{tmp_47_reg_1634}, {7'd0}};

assign tmp_38_cast_fu_939_p1 = $signed(tmp_30_fu_931_p3);

assign tmp_39_1_fu_1526_p2 = ($signed(grp_fu_275_p4) + $signed(tmp_38_1_cast_fu_1522_p1));

assign tmp_3_fu_705_p2 = ($signed(tmp_104_fu_701_p1) + $signed(tmp_4_cast_fu_697_p1));

assign tmp_41_1_fu_1222_p2 = (tmp_95_fu_1045_p1 + tmp_107_fu_1218_p1);

assign tmp_46_1_fu_1238_p2 = (tmp_96_fu_1053_p1 + grp_fu_285_p4);

assign tmp_49_fu_557_p2 = (tmp_2_fu_369_p1 + tmp_106_fu_553_p1);

assign tmp_4_1_cast_fu_1357_p1 = $signed(tmp_4_1_fu_1350_p3);

assign tmp_4_1_fu_1350_p3 = {{tmp_33_reg_1599}, {7'd0}};

assign tmp_4_cast_fu_697_p1 = $signed(tmp_4_fu_689_p3);

assign tmp_4_fu_689_p3 = {{tmp_103_fu_685_p1}, {7'd0}};

assign tmp_51_1_fu_1254_p2 = (tmp_97_fu_1061_p1 + grp_fu_295_p4);

assign tmp_51_fu_573_p2 = (tmp_5_fu_377_p1 + grp_fu_285_p4);

assign tmp_53_fu_589_p2 = (tmp_34_fu_385_p1 + grp_fu_295_p4);

assign tmp_55_fu_605_p2 = (tmp_67_fu_393_p1 + grp_fu_305_p4);

assign tmp_56_1_fu_1270_p2 = (tmp_98_fu_1069_p1 + grp_fu_305_p4);

assign tmp_57_fu_621_p2 = (tmp_84_fu_401_p1 + grp_fu_315_p4);

assign tmp_59_fu_637_p2 = (tmp_92_fu_409_p1 + grp_fu_325_p4);

assign tmp_5_1_fu_1365_p2 = ($signed(tmp_105_fu_1361_p1) + $signed(tmp_4_1_cast_fu_1357_p1));

assign tmp_5_fu_377_p1 = d_t_1[30:0];

assign tmp_61_1_fu_1286_p2 = (tmp_99_fu_1077_p1 + grp_fu_315_p4);

assign tmp_61_fu_653_p2 = (tmp_93_fu_417_p1 + grp_fu_335_p4);

assign tmp_63_fu_669_p2 = (tmp_94_fu_425_p1 + grp_fu_345_p4);

assign tmp_65_fu_1205_p9 = {{{{{{{{tmp_64_reg_1594}, {tmp_62_reg_1589}}, {tmp_60_reg_1584}}, {tmp_58_reg_1579}}, {tmp_56_reg_1574}}, {tmp_54_reg_1569}}, {tmp_52_reg_1564}}, {tmp_50_reg_1559}};

assign tmp_66_1_fu_1302_p2 = (tmp_100_fu_1085_p1 + grp_fu_325_p4);

assign tmp_66_fu_1538_p9 = {{{{{{{{tmp_78_1_reg_1679}, {tmp_73_1_reg_1674}}, {tmp_68_1_reg_1669}}, {tmp_63_1_reg_1664}}, {tmp_58_1_reg_1659}}, {tmp_53_1_reg_1654}}, {tmp_48_1_reg_1649}}, {tmp_43_1_reg_1644}};

assign tmp_67_fu_393_p1 = d_t_3[30:0];

assign tmp_68_fu_439_p2 = (tmp_108_fu_435_p1 + d_t_0);

assign tmp_6_fu_717_p4 = {{Bias_Data[31:16]}};

assign tmp_70_fu_451_p2 = (grp_fu_215_p4 + d_t_1);

assign tmp_71_1_fu_1318_p2 = (tmp_101_fu_1093_p1 + grp_fu_335_p4);

assign tmp_72_fu_463_p2 = (grp_fu_225_p4 + d_t_2);

assign tmp_74_fu_475_p2 = (grp_fu_235_p4 + d_t_3);

assign tmp_76_1_fu_1334_p2 = (tmp_102_fu_1101_p1 + grp_fu_345_p4);

assign tmp_76_fu_487_p2 = (grp_fu_245_p4 + d_t_4);

assign tmp_78_fu_499_p2 = (grp_fu_255_p4 + d_t_5);

assign tmp_79_fu_535_p2 = (8'd1 + cnt);

assign tmp_81_1_fu_1109_p2 = (tmp_109_fu_1105_p1 + d_t_8);

assign tmp_81_fu_511_p2 = (grp_fu_265_p4 + d_t_6);

assign tmp_83_fu_523_p2 = (grp_fu_275_p4 + d_t_7);

assign tmp_84_1_fu_1121_p2 = (grp_fu_215_p4 + d_t_9);

assign tmp_84_fu_401_p1 = d_t_4[30:0];

assign tmp_87_1_fu_1133_p2 = (grp_fu_225_p4 + d_t_10);

assign tmp_8_fu_751_p4 = {{Bias_Data[47:32]}};

assign tmp_90_1_fu_1145_p2 = (grp_fu_235_p4 + d_t_11);

assign tmp_92_fu_409_p1 = d_t_5[30:0];

assign tmp_93_1_fu_1157_p2 = (grp_fu_245_p4 + d_t_12);

assign tmp_93_fu_417_p1 = d_t_6[30:0];

assign tmp_94_fu_425_p1 = d_t_7[30:0];

assign tmp_95_fu_1045_p1 = d_t_8[30:0];

assign tmp_96_1_fu_1169_p2 = (grp_fu_255_p4 + d_t_13);

assign tmp_96_fu_1053_p1 = d_t_9[30:0];

assign tmp_97_fu_1061_p1 = d_t_10[30:0];

assign tmp_98_fu_1069_p1 = d_t_11[30:0];

assign tmp_99_1_fu_1181_p2 = (grp_fu_265_p4 + d_t_14);

assign tmp_99_fu_1077_p1 = d_t_12[30:0];

assign tmp_9_1_cast_fu_1384_p1 = $signed(tmp_9_1_fu_1377_p3);

assign tmp_9_1_fu_1377_p3 = {{tmp_35_reg_1604}, {7'd0}};

assign tmp_9_cast_fu_735_p1 = $signed(tmp_9_fu_727_p3);

assign tmp_9_fu_727_p3 = {{tmp_6_fu_717_p4}, {7'd0}};

assign tmp_fu_359_p2 = ((cnt == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_739_p2 = ($signed(grp_fu_215_p4) + $signed(tmp_9_cast_fu_735_p1));

endmodule //Layer3_ACC_Array_8_16
