<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1251" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1251{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1251{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1251{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1251{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t5_1251{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_1251{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t7_1251{left:70px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1251{left:70px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1251{left:70px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1251{left:70px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tb_1251{left:70px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tc_1251{left:70px;bottom:941px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_1251{left:70px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#te_1251{left:70px;bottom:907px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tf_1251{left:540px;bottom:905px;letter-spacing:-0.02px;}
#tg_1251{left:583px;bottom:907px;}
#th_1251{left:70px;bottom:885px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#ti_1251{left:70px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1251{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tk_1251{left:70px;bottom:834px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_1251{left:70px;bottom:811px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tm_1251{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1251{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#to_1251{left:70px;bottom:755px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tp_1251{left:70px;bottom:705px;letter-spacing:-0.1px;}
#tq_1251{left:156px;bottom:705px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tr_1251{left:70px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1251{left:70px;bottom:665px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_1251{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_1251{left:70px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_1251{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_1251{left:70px;bottom:592px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tx_1251{left:70px;bottom:542px;letter-spacing:-0.09px;}
#ty_1251{left:156px;bottom:542px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tz_1251{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_1251{left:70px;bottom:503px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t11_1251{left:70px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_1251{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_1251{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t14_1251{left:70px;bottom:435px;letter-spacing:-0.18px;word-spacing:-0.46px;}

.s1_1251{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1251{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1251{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1251{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1251{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1251" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1251Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1251" style="-webkit-user-select: none;"><object width="935" height="1210" data="1251/1251.svg" type="image/svg+xml" id="pdf1251" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1251" class="t s1_1251">Vol. 3C </span><span id="t2_1251" class="t s1_1251">33-83 </span>
<span id="t3_1251" class="t s2_1251">INTEL® PROCESSOR TRACE </span>
<span id="t4_1251" class="t s3_1251">The TMA.FastCounter field provides the number of AdjustedProcessorCycles since the last crystal clock rising edge, </span>
<span id="t5_1251" class="t s3_1251">from which it can be determined the percentage of the next crystal clock cycle that had passed at the time of the </span>
<span id="t6_1251" class="t s3_1251">TSC packet. </span>
<span id="t7_1251" class="t s3_1251">CYC packets can provide further precision of an estimated timestamp value to many non-timing packets, by </span>
<span id="t8_1251" class="t s3_1251">providing an indication of the time passed between other timing packets (MTCs or TSCs). </span>
<span id="t9_1251" class="t s3_1251">When enabled, CYC packets are sent preceding each CYC-eligible packet, and provide the number of processor </span>
<span id="ta_1251" class="t s3_1251">core clock cycles that have passed since the last CYC packet. Thus between MTCs and TSCs, the accumulated CYC </span>
<span id="tb_1251" class="t s3_1251">values can be used to estimate the AdjustedProcessorCycles component of the timestamp value. The accumulated </span>
<span id="tc_1251" class="t s3_1251">CPU cycles will have to be adjusted to account for the difference in frequency between the processor core clock and </span>
<span id="td_1251" class="t s3_1251">the P1 frequency. The necessary adjustment can be estimated using the core:bus ratio value given in the CBR </span>
<span id="te_1251" class="t s3_1251">packet, by multiplying the accumulated cycle count value by P1/CBR </span>
<span id="tf_1251" class="t s4_1251">payload </span>
<span id="tg_1251" class="t s3_1251">. </span>
<span id="th_1251" class="t s3_1251">Note that stand-alone TSC packets (that is, TSC packets that are not a part of a PSB+) are typically generated only </span>
<span id="ti_1251" class="t s3_1251">when generation of other timing packets (MTCs and CYCs) has ceased for a period of time. Example scenarios </span>
<span id="tj_1251" class="t s3_1251">include when Intel PT is re-enabled, or on wake after a sleep state. Thus any calculated estimate of the timestamp </span>
<span id="tk_1251" class="t s3_1251">value leading up to a TSC packet will likely result in a discrepancy, which the TSC packet serves to correct. </span>
<span id="tl_1251" class="t s3_1251">A greater level of precision may be achieved by calculating the CPU clock frequency, see Section 33.8.3.4 below for </span>
<span id="tm_1251" class="t s3_1251">a method to do so using Intel PT packets. </span>
<span id="tn_1251" class="t s3_1251">CYCs can be used to estimate time between TSCs even without MTCs, though this will likely result in a reduction in </span>
<span id="to_1251" class="t s3_1251">estimated TSC precision. </span>
<span id="tp_1251" class="t s5_1251">33.8.3.3 </span><span id="tq_1251" class="t s5_1251">VMX TSC Manipulation </span>
<span id="tr_1251" class="t s3_1251">When software executes in non-Root operation, additional offset and scaling factors may be applied to the TSC </span>
<span id="ts_1251" class="t s3_1251">value. These are optional, but may be enabled via VMCS controls on a per-VM basis. See Chapter 26, “VMX Non- </span>
<span id="tt_1251" class="t s3_1251">Root Operation‚” for details on VMX TSC offsetting and TSC scaling. </span>
<span id="tu_1251" class="t s3_1251">Like the value returned by RDTSC, TSC packets will include these adjustments, but other timing packets (such as </span>
<span id="tv_1251" class="t s3_1251">MTC, CYC, and CBR) are not impacted. In order to use the algorithm above to estimate the TSC value when TSC </span>
<span id="tw_1251" class="t s3_1251">scaling is in use, it will be necessary for software to account for the scaling factor. See Section 33.5.2.4 for details. </span>
<span id="tx_1251" class="t s5_1251">33.8.3.4 </span><span id="ty_1251" class="t s5_1251">Calculating Frequency with Intel PT </span>
<span id="tz_1251" class="t s3_1251">Because Intel PT can provide both wall-clock time and processor clock cycle time, it can be used to measure the </span>
<span id="t10_1251" class="t s3_1251">processor core clock frequency. Either TSC or MTC packets can be used to track the wall-clock time. By using CYC </span>
<span id="t11_1251" class="t s3_1251">packets to count the number of processor core cycles that pass in between a pair of wall-clock time packets, the </span>
<span id="t12_1251" class="t s3_1251">ratio between processor core clock frequency and TSC frequency can be derived. If the P1 frequency is known, it </span>
<span id="t13_1251" class="t s3_1251">can be applied to determine the CPU frequency. See Section 33.8.3.1 above for details on the relationship between </span>
<span id="t14_1251" class="t s3_1251">TSC, MTC, and CYC. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
