Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat May 25 14:01:31 2024
| Host         : node running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[7]/Q (HIGH)

 There are 906 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_but/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.686        0.000                      0                   62        0.254        0.000                      0                   62        0.000        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz  {0.000 4.990}        9.979           100.208         
  clkfbout_clk_wiz  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz      197.089        0.000                      0                   24        0.254        0.000                      0                   24       13.360        0.000                       0                    26  
  clk_out2_clk_wiz        5.686        0.000                      0                   38        0.261        0.000                      0                   38        4.490        0.000                       0                    95  
  clkfbout_clk_wiz                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      197.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.089ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.256 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    cnt_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.579 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.579    cnt_reg[20]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                197.089    

Slack (MET) :             197.173ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.256 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    cnt_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.495 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.495    cnt_reg[20]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                197.173    

Slack (MET) :             197.193ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.256 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    cnt_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.475 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.475    cnt_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                197.193    

Slack (MET) :             197.206ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.462 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.462    cnt_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                197.206    

Slack (MET) :             197.214ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.454 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.454    cnt_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                197.214    

Slack (MET) :             197.290ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.378 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.378    cnt_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                197.290    

Slack (MET) :             197.310ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.139 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.139    cnt_reg[12]_i_1__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.358 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.358    cnt_reg[16]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                197.310    

Slack (MET) :             197.323ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.345 r  cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.345    cnt_reg[12]_i_1__0_n_6
    SLICE_X34Y44         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                197.323    

Slack (MET) :             197.331ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.337 r  cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.337    cnt_reg[12]_i_1__0_n_4
    SLICE_X34Y44         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                197.331    

Slack (MET) :             197.407ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.563    -0.928    clk_5
    SLICE_X34Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     0.131    cnt_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.788 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.788    cnt_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.905 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.905    cnt_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.022 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    cnt_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.261 r  cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.261    cnt_reg[12]_i_1__0_n_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109   198.668    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.668    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                197.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y43         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    cnt_reg[8]_i_1__0_n_5
    SLICE_X34Y43         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y43         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[14]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    cnt_reg[12]_i_1__0_n_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[18]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    cnt_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.601    clk_5
    SLICE_X34Y42         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.322    cnt_reg_n_0_[6]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.212 r  cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.212    cnt_reg[4]_i_1__0_n_5
    SLICE_X34Y42         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.830    -0.839    clk_5
    SLICE_X34Y42         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.126    -0.310    p_0_in
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    cnt_reg[20]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y46         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.188    -0.248    p_0_in
    SLICE_X35Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X35Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070    -0.517    clk_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.601    clk_5
    SLICE_X34Y42         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.322    cnt_reg_n_0_[6]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.176 r  cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.176    cnt_reg[4]_i_1__0_n_4
    SLICE_X34Y42         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.830    -0.839    clk_5
    SLICE_X34Y42         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y43         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.175 r  cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.175    cnt_reg[8]_i_1__0_n_4
    SLICE_X34Y43         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y43         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[14]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.175 r  cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.175    cnt_reg[12]_i_1__0_n_4
    SLICE_X34Y44         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y44         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.600    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.321    cnt_reg_n_0_[18]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.175 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    cnt_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X34Y45         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134    -0.466    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y46     clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y41     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y43     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y43     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y44     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y44     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y44     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y44     cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y41     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y43     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y43     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y45     cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y45     cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y41     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y43     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y43     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y44     cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y45     cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y45     cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.088ns (27.445%)  route 2.876ns (72.555%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.208     2.972    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.096 r  u_but/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.096    u_but/cnt[12]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[12]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.031     8.782    u_but/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.088ns (27.479%)  route 2.871ns (72.521%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.203     2.967    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.091 r  u_but/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     3.091    u_but/cnt[11]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[11]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.029     8.780    u_but/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.116ns (27.954%)  route 2.876ns (72.046%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.208     2.972    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.152     3.124 r  u_but/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.124    u_but/cnt[19]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[19]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.075     8.826    u_but/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.114ns (27.952%)  route 2.871ns (72.048%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.203     2.967    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.150     3.117 r  u_but/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     3.117    u_but/cnt[18]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[18]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.075     8.826    u_but/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.088ns (28.828%)  route 2.686ns (71.172%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.511 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.018     2.782    u_but/cnt[19]_i_3_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     2.906 r  u_but/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.906    u_but/cnt[17]
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.506     8.511    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[17]/C
                         clock pessimism              0.600     9.111    
                         clock uncertainty           -0.320     8.791    
    SLICE_X63Y61         FDCE (Setup_fdce_C_D)        0.031     8.822    u_but/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.118ns (29.389%)  route 2.686ns (70.611%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.511 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.018     2.782    u_but/cnt[19]_i_3_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.154     2.936 r  u_but/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.936    u_but/cnt[9]
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.506     8.511    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
                         clock pessimism              0.600     9.111    
                         clock uncertainty           -0.320     8.791    
    SLICE_X63Y61         FDCE (Setup_fdce_C_D)        0.075     8.866    u_but/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.088ns (29.442%)  route 2.607ns (70.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.939     2.703    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.124     2.827 r  u_but/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.827    u_but/cnt[16]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[16]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.031     8.782    u_but/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.117ns (29.992%)  route 2.607ns (70.008%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.510 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.939     2.703    u_but/cnt[19]_i_3_n_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I0_O)        0.153     2.856 r  u_but/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.856    u_but/cnt[5]
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.505     8.510    u_but/clk_out2
    SLICE_X61Y61         FDCE                                         r  u_but/cnt_reg[5]/C
                         clock pessimism              0.561     9.071    
                         clock uncertainty           -0.320     8.751    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.075     8.826    u_but/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.088ns (30.246%)  route 2.509ns (69.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.512 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.841     2.605    u_but/cnt[19]_i_3_n_0
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.729 r  u_but/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.729    u_but/cnt[10]
    SLICE_X63Y60         FDCE                                         r  u_but/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.507     8.512    u_but/clk_out2
    SLICE_X63Y60         FDCE                                         r  u_but/cnt_reg[10]/C
                         clock pessimism              0.575     9.087    
                         clock uncertainty           -0.320     8.767    
    SLICE_X63Y60         FDCE (Setup_fdce_C_D)        0.029     8.796    u_but/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 1.088ns (30.237%)  route 2.510ns (69.763%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.512 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.623    -0.868    u_but/clk_out2
    SLICE_X63Y61         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.449 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.831     0.382    u_but/cnt_reg_n_0_[9]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.297     0.679 r  u_but/cnt[19]_i_8/O
                         net (fo=1, routed)           0.263     0.942    u_but/cnt[19]_i_8_n_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.066 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.574     1.640    u_but/cnt[19]_i_6_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.842     2.606    u_but/cnt[19]_i_3_n_0
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.730 r  u_but/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_but/cnt[15]
    SLICE_X63Y60         FDCE                                         r  u_but/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          1.507     8.512    u_but/clk_out2
    SLICE_X63Y60         FDCE                                         r  u_but/cnt_reg[15]/C
                         clock pessimism              0.575     9.087    
                         clock uncertainty           -0.320     8.767    
    SLICE_X63Y60         FDCE (Setup_fdce_C_D)        0.031     8.798    u_but/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  6.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.580    -0.581    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  TubDisplay_inst/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.323    TubDisplay_inst/cnt_reg[15]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  TubDisplay_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    TubDisplay_inst/cnt_reg[12]_i_1_n_4
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.847    -0.821    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105    -0.476    TubDisplay_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.581    -0.580    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  TubDisplay_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.322    TubDisplay_inst/cnt_reg[7]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  TubDisplay_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    TubDisplay_inst/cnt_reg[4]_i_1_n_4
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.848    -0.820    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105    -0.475    TubDisplay_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.583    -0.578    TubDisplay_inst/clk_out2
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  TubDisplay_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.317    TubDisplay_inst/cnt_reg[3]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  TubDisplay_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    TubDisplay_inst/cnt_reg[0]_i_1_n_4
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.850    -0.818    TubDisplay_inst/clk_out2
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105    -0.473    TubDisplay_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.580    -0.581    TubDisplay_inst/clk_out2
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  TubDisplay_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.320    TubDisplay_inst/cnt_reg[11]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  TubDisplay_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    TubDisplay_inst/cnt_reg[8]_i_1_n_4
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.847    -0.821    TubDisplay_inst/clk_out2
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105    -0.476    TubDisplay_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.580    -0.581    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  TubDisplay_inst/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.324    TubDisplay_inst/cnt_reg[12]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.209 r  TubDisplay_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.209    TubDisplay_inst/cnt_reg[12]_i_1_n_7
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.847    -0.821    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105    -0.476    TubDisplay_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.581    -0.580    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  TubDisplay_inst/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.323    TubDisplay_inst/cnt_reg[4]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  TubDisplay_inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    TubDisplay_inst/cnt_reg[4]_i_1_n_7
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.848    -0.820    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105    -0.475    TubDisplay_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.580    -0.581    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  TubDisplay_inst/cnt_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.320    TubDisplay_inst/cnt_reg[14]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  TubDisplay_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    TubDisplay_inst/cnt_reg[12]_i_1_n_5
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.847    -0.821    TubDisplay_inst/clk_out2
    SLICE_X65Y75         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105    -0.476    TubDisplay_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.581    -0.580    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  TubDisplay_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.319    TubDisplay_inst/cnt_reg[6]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  TubDisplay_inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    TubDisplay_inst/cnt_reg[4]_i_1_n_5
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.848    -0.820    TubDisplay_inst/clk_out2
    SLICE_X65Y73         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105    -0.475    TubDisplay_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.580    -0.581    TubDisplay_inst/clk_out2
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  TubDisplay_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.323    TubDisplay_inst/cnt_reg[8]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  TubDisplay_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    TubDisplay_inst/cnt_reg[8]_i_1_n_7
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.847    -0.821    TubDisplay_inst/clk_out2
    SLICE_X65Y74         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105    -0.476    TubDisplay_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.583    -0.578    TubDisplay_inst/clk_out2
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  TubDisplay_inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.316    TubDisplay_inst/cnt_reg[2]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  TubDisplay_inst/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    TubDisplay_inst/cnt_reg[0]_i_1_n_5
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=93, routed)          0.850    -0.818    TubDisplay_inst/clk_out2
    SLICE_X65Y72         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105    -0.473    TubDisplay_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.979       7.824      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.979       8.730      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X63Y59     u_but/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X63Y60     u_but/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X61Y61     u_but/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X61Y61     u_but/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     u_but/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     u_but/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X63Y60     u_but/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.979       8.979      SLICE_X61Y61     u_but/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     u_but/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     u_but/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     u_but/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     u_but/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     u_but/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     u_but/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     u_but/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     u_but/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     u_but/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     u_but/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X61Y61     u_but/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X65Y73     TubDisplay_inst/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X65Y73     TubDisplay_inst/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X65Y73     TubDisplay_inst/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X65Y73     TubDisplay_inst/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



