
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test21_thm.extracted_1._1 : ∀ (x : BitVec 8), ¬7#8 ≥ ↑8 → x.sshiftRight' 7#8 &&& 1#8 = x >>> 7#8 :=
sorry