module top(input  logic        clk, reset, 
           output logic [31:0] WriteData, DataAdr, 
           output logic        MemWrite);

  logic [31:0] PC, Instr, ReadData;
  logic MemByte;
  
  // instantiate processor and memories
  arm arm(clk, reset, PC, Instr, MemWrite, MemByte,DataAdr, WriteData, ReadData);
  imem imem(PC, Instr);
  dmem dmem(clk, MemByte, MemWrite, DataAdr, WriteData, ReadData);
endmodule