// Seed: 4075618113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_7 = 0;
  logic id_6[-1 'b0 : -1 'h0] = -1;
  assign id_3 = id_4;
  assign id_5 = id_4;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri id_2,
    output supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7
    , id_14,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    output wand id_12
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
