out_5 154622 4560 m1
out_6 124780 4556 m1
out_4 122614 4534 m1
out_7 92780 4530 m1
out_3 90638 4536 m1
out_8 60778 4546 m1
out_2 58630 4568 m1
out_9 28780 4530 m1
out_1 26632 4562 m1
out_10 -3213 4496 m1
out_11 -35227 4548 m1
CK_5 155002 -21547 m1
D_C_5 153518 -21561 m1
Bit_4 125502 -21543 m1
CK_4 122996 -21527 m1
D_C_4 121520 -21553 m1
Bit_3 93506 -21553 m1
CK_3 91004 -21559 m1
D_C_3 89516 -21559 m1
Bit_2 61504 -21545 m1
CK_2 59008 -21555 m1
D_C_2 57518 -21561 m1
Bit_1 29496 -21535 m1
CK_1 27008 -21551 m1
D_C_1 25518 -21551 m1
Bit_0 -2491 -21537 m1
clks 60096 -22387 m1
Bit_5 155436 -21535 m1
D_C_6 125896 -21555 m1
CK_6 124392 -21553 m1
Bit_6 123428 -21537 m1
D_C_7 93898 -21555 m1
CK_7 92382 -21547 m1
Bit_7 91428 -21539 m1
D_C_8 61890 -21555 m1
CK_8 60394 -21511 m1
Bit_8 59442 -21553 m1
D_C_9 29896 -21547 m1
CK_9 28390 -21541 m1
Bit_9 27432 -21539 m1
D_C_10 -2101 -21539 m1
CK_10 -3611 -21517 m1
VCM 165674 -8223 m1
Bit_10 -4553 -21549 m1
Reset 165920 -7239 m1
Set 166102 -9273 m1
D_C_11 -34095 -21559 m1
CK_11 -35605 -21539 m1
VDDD -2729 3280 m1
VSSD 4372 -19883 m1
SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ 147702 -18189 ndif
a_144898_n18422# 144898 -18421 ndif
a_144898_n17162# 144898 -17161 pdif
SAR_Asynchronous_Logic_10/D_reset_FF_0.Q 143258 -18421 ndif
a_143258_n17162# 143258 -17161 pdif
a_142134_n18422# 142134 -18421 ndif
a_138678_n18422# 138678 -18421 ndif
a_138678_n17162# 138678 -17161 pdif
a_137050_n18422# 137050 -18421 ndif
a_137050_n17162# 137050 -17161 pdif
a_136066_n18422# 136066 -18421 ndif
a_134822_n18190# 134822 -18189 ndif
a_134002_n18190# 134002 -18189 ndif
a_129966_n18540# 129966 -18539 p
SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ 115702 -18189 ndif
a_112898_n18422# 112898 -18421 ndif
a_112898_n17162# 112898 -17161 pdif
SAR_Asynchronous_Logic_8/D_reset_FF_0.Q 111258 -18421 ndif
a_111258_n17162# 111258 -17161 pdif
a_110134_n18422# 110134 -18421 ndif
a_106678_n18422# 106678 -18421 ndif
a_106678_n17162# 106678 -17161 pdif
a_105050_n18422# 105050 -18421 ndif
a_105050_n17162# 105050 -17161 pdif
a_104066_n18422# 104066 -18421 ndif
a_102822_n18190# 102822 -18189 ndif
a_102002_n18190# 102002 -18189 ndif
a_97966_n18540# 97966 -18539 p
SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ 83702 -18189 ndif
a_80898_n18422# 80898 -18421 ndif
a_80898_n17162# 80898 -17161 pdif
SAR_Asynchronous_Logic_7/D_reset_FF_0.Q 79258 -18421 ndif
a_79258_n17162# 79258 -17161 pdif
a_78134_n18422# 78134 -18421 ndif
a_74678_n18422# 74678 -18421 ndif
a_74678_n17162# 74678 -17161 pdif
a_73050_n18422# 73050 -18421 ndif
a_73050_n17162# 73050 -17161 pdif
a_72066_n18422# 72066 -18421 ndif
a_70822_n18190# 70822 -18189 ndif
a_70002_n18190# 70002 -18189 ndif
a_65966_n18540# 65966 -18539 p
SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ 51702 -18189 ndif
a_48898_n18422# 48898 -18421 ndif
a_48898_n17162# 48898 -17161 pdif
SAR_Asynchronous_Logic_2/D_reset_FF_0.Q 47258 -18421 ndif
a_47258_n17162# 47258 -17161 pdif
a_46134_n18422# 46134 -18421 ndif
a_42678_n18422# 42678 -18421 ndif
a_42678_n17162# 42678 -17161 pdif
a_41050_n18422# 41050 -18421 ndif
a_41050_n17162# 41050 -17161 pdif
a_40066_n18422# 40066 -18421 ndif
a_38822_n18190# 38822 -18189 ndif
a_38002_n18190# 38002 -18189 ndif
a_33966_n18540# 33966 -18539 p
SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ 19702 -18189 ndif
a_16898_n18422# 16898 -18421 ndif
a_16898_n17162# 16898 -17161 pdif
SAR_Asynchronous_Logic_4/D_reset_FF_0.Q 15258 -18421 ndif
a_15258_n17162# 15258 -17161 pdif
a_14134_n18422# 14134 -18421 ndif
a_10678_n18422# 10678 -18421 ndif
a_10678_n17162# 10678 -17161 pdif
a_9050_n18422# 9050 -18421 ndif
a_9050_n17162# 9050 -17161 pdif
a_8066_n18422# 8066 -18421 ndif
a_6822_n18190# 6822 -18189 ndif
a_6002_n18190# 6002 -18189 ndif
a_1966_n18540# 1966 -18539 p
a_143910_n13054# 143910 -13053 pdif
a_142282_n13054# 142282 -13053 pdif
a_140918_n14314# 140918 -14313 ndif
a_140732_n13054# 140732 -13053 pdif
a_139442_n14314# 139442 -14313 ndif
a_134822_n13946# 134822 -13945 p
a_137702_n13054# 137702 -13053 pdif
a_136062_n13054# 136062 -13053 pdif
a_134890_n14314# 134890 -14313 ndif
a_134704_n13054# 134704 -13053 pdif
a_134822_n13192# 134822 -13191 p
SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ 133688 -13381 pdif
SAR_Asynchronous_Logic_10/D_reset_FF_1.Q 131172 -17199 pdif
a_128736_n13850# 128736 -13849 p
a_130012_n13060# 130012 -13059 p
a_128736_n13096# 128736 -13095 p
a_111910_n13054# 111910 -13053 pdif
a_110282_n13054# 110282 -13053 pdif
a_108918_n14314# 108918 -14313 ndif
a_108732_n13054# 108732 -13053 pdif
a_107442_n14314# 107442 -14313 ndif
a_102822_n13946# 102822 -13945 p
a_105702_n13054# 105702 -13053 pdif
a_104062_n13054# 104062 -13053 pdif
a_102890_n14314# 102890 -14313 ndif
a_102704_n13054# 102704 -13053 pdif
a_102822_n13192# 102822 -13191 p
SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ 101688 -13381 pdif
SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 99172 -17199 pdif
a_96736_n13850# 96736 -13849 p
a_98012_n13060# 98012 -13059 p
a_96736_n13096# 96736 -13095 p
a_79910_n13054# 79910 -13053 pdif
a_78282_n13054# 78282 -13053 pdif
a_76918_n14314# 76918 -14313 ndif
a_76732_n13054# 76732 -13053 pdif
a_75442_n14314# 75442 -14313 ndif
a_70822_n13946# 70822 -13945 p
a_73702_n13054# 73702 -13053 pdif
a_72062_n13054# 72062 -13053 pdif
a_70890_n14314# 70890 -14313 ndif
a_70704_n13054# 70704 -13053 pdif
a_70822_n13192# 70822 -13191 p
SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ 69688 -13381 pdif
SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 67172 -17199 pdif
a_64736_n13850# 64736 -13849 p
a_66012_n13060# 66012 -13059 p
a_64736_n13096# 64736 -13095 p
a_47910_n13054# 47910 -13053 pdif
a_46282_n13054# 46282 -13053 pdif
a_44918_n14314# 44918 -14313 ndif
a_44732_n13054# 44732 -13053 pdif
a_43442_n14314# 43442 -14313 ndif
a_38822_n13946# 38822 -13945 p
a_41702_n13054# 41702 -13053 pdif
a_40062_n13054# 40062 -13053 pdif
a_38890_n14314# 38890 -14313 ndif
a_38704_n13054# 38704 -13053 pdif
a_38822_n13192# 38822 -13191 p
SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ 37688 -13381 pdif
SAR_Asynchronous_Logic_2/D_reset_FF_1.Q 35172 -17199 pdif
a_32736_n13850# 32736 -13849 p
a_34012_n13060# 34012 -13059 p
a_32736_n13096# 32736 -13095 p
a_15910_n13054# 15910 -13053 pdif
a_14282_n13054# 14282 -13053 pdif
a_12918_n14314# 12918 -14313 ndif
a_12732_n13054# 12732 -13053 pdif
a_11442_n14314# 11442 -14313 ndif
a_6822_n13946# 6822 -13945 p
a_9702_n13054# 9702 -13053 pdif
a_8062_n13054# 8062 -13053 pdif
a_6890_n14314# 6890 -14313 ndif
a_6704_n13054# 6704 -13053 pdif
a_6822_n13192# 6822 -13191 p
SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ 5688 -13381 pdif
SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 3172 -17199 pdif
a_736_n13850# 736 -13849 p
a_2012_n13060# 2012 -13059 p
a_736_n13096# 736 -13095 p
a_147052_n4460# 147052 -4459 ndif
a_141810_n3162# 141810 -3161 pdif
a_140182_n3162# 140182 -3161 pdif
a_138818_n4422# 138818 -4421 ndif
a_138632_n3162# 138632 -3161 pdif
a_137342_n4422# 137342 -4421 ndif
a_132722_n4054# 132722 -4053 p
a_135602_n3162# 135602 -3161 pdif
a_133962_n3162# 133962 -3161 pdif
a_132790_n4422# 132790 -4421 ndif
a_132604_n3162# 132604 -3161 pdif
a_132722_n3300# 132722 -3299 p
SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ 131588 -3489 pdif
SAR_Asynchronous_Logic_6/D_reset_FF_0.Q 131708 -3625 p
a_115052_n4460# 115052 -4459 ndif
a_109810_n3162# 109810 -3161 pdif
a_108182_n3162# 108182 -3161 pdif
a_106818_n4422# 106818 -4421 ndif
a_106632_n3162# 106632 -3161 pdif
a_105342_n4422# 105342 -4421 ndif
a_100722_n4054# 100722 -4053 p
a_103602_n3162# 103602 -3161 pdif
a_101962_n3162# 101962 -3161 pdif
a_100790_n4422# 100790 -4421 ndif
a_100604_n3162# 100604 -3161 pdif
a_100722_n3300# 100722 -3299 p
SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ 99588 -3489 pdif
SAR_Asynchronous_Logic_9/D_reset_FF_0.Q 99708 -3625 p
a_83052_n4460# 83052 -4459 ndif
a_77810_n3162# 77810 -3161 pdif
a_76182_n3162# 76182 -3161 pdif
a_74818_n4422# 74818 -4421 ndif
a_74632_n3162# 74632 -3161 pdif
a_73342_n4422# 73342 -4421 ndif
a_68722_n4054# 68722 -4053 p
a_71602_n3162# 71602 -3161 pdif
a_69962_n3162# 69962 -3161 pdif
a_68790_n4422# 68790 -4421 ndif
a_68604_n3162# 68604 -3161 pdif
a_68722_n3300# 68722 -3299 p
SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ 67588 -3489 pdif
SAR_Asynchronous_Logic_5/D_reset_FF_0.Q 67708 -3625 p
a_51052_n4460# 51052 -4459 ndif
a_45810_n3162# 45810 -3161 pdif
a_44182_n3162# 44182 -3161 pdif
a_42818_n4422# 42818 -4421 ndif
a_42632_n3162# 42632 -3161 pdif
a_41342_n4422# 41342 -4421 ndif
a_36722_n4054# 36722 -4053 p
a_39602_n3162# 39602 -3161 pdif
a_37962_n3162# 37962 -3161 pdif
a_36790_n4422# 36790 -4421 ndif
a_36604_n3162# 36604 -3161 pdif
a_36722_n3300# 36722 -3299 p
SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ 35588 -3489 pdif
SAR_Asynchronous_Logic_1/D_reset_FF_0.Q 35708 -3625 p
a_19052_n4460# 19052 -4459 ndif
a_13810_n3162# 13810 -3161 pdif
a_12182_n3162# 12182 -3161 pdif
a_10818_n4422# 10818 -4421 ndif
a_10632_n3162# 10632 -3161 pdif
a_9342_n4422# 9342 -4421 ndif
a_4722_n4054# 4722 -4053 p
a_7602_n3162# 7602 -3161 pdif
a_5962_n3162# 5962 -3161 pdif
a_4790_n4422# 4790 -4421 ndif
a_4604_n3162# 4604 -3161 pdif
a_4722_n3300# 4722 -3299 p
SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ 3588 -3489 pdif
SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 3708 -3625 p
a_n12948_n4460# -12947 -4459 ndif
a_n18190_n3162# -18189 -3161 pdif
a_n19818_n3162# -19817 -3161 pdif
a_n21182_n4422# -21181 -4421 ndif
a_n21368_n3162# -21367 -3161 pdif
a_n22658_n4422# -22657 -4421 ndif
a_n27278_n4054# -27277 -4053 p
a_n24398_n3162# -24397 -3161 pdif
a_n26038_n3162# -26037 -3161 pdif
a_n27210_n4422# -27209 -4421 ndif
a_n27396_n3162# -27395 -3161 pdif
a_n27278_n3300# -27277 -3299 p
SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ -28411 -3489 pdif
SAR_Asynchronous_Logic_0/D_reset_FF_0.Q -28291 -3625 p
a_146854_1076# 146854 1076 pdif
SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ 145602 -81 ndif
a_142798_n314# 142798 -313 ndif
a_142798_946# 142798 946 pdif
SAR_Asynchronous_Logic_6/D_reset_FF_1.Q 141158 -313 ndif
a_141158_946# 141158 946 pdif
a_140034_n314# 140034 -313 ndif
a_136578_n314# 136578 -313 ndif
a_136578_946# 136578 946 pdif
a_134950_n314# 134950 -313 ndif
a_134950_946# 134950 946 pdif
a_133966_n314# 133966 -313 ndif
a_132722_n82# 132722 -81 ndif
a_131902_n82# 131902 -81 ndif
a_131002_n80# 131002 -79 ndif
a_130110_n80# 130110 -79 ndif
a_114854_1076# 114854 1076 pdif
SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ 113602 -81 ndif
a_110798_n314# 110798 -313 ndif
a_110798_946# 110798 946 pdif
SAR_Asynchronous_Logic_9/D_reset_FF_1.Q 109158 -313 ndif
a_109158_946# 109158 946 pdif
a_108034_n314# 108034 -313 ndif
a_104578_n314# 104578 -313 ndif
a_104578_946# 104578 946 pdif
a_102950_n314# 102950 -313 ndif
a_102950_946# 102950 946 pdif
a_101966_n314# 101966 -313 ndif
a_100722_n82# 100722 -81 ndif
a_99902_n82# 99902 -81 ndif
a_99002_n80# 99002 -79 ndif
a_98110_n80# 98110 -79 ndif
a_82854_1076# 82854 1076 pdif
SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ 81602 -81 ndif
a_78798_n314# 78798 -313 ndif
a_78798_946# 78798 946 pdif
SAR_Asynchronous_Logic_5/D_reset_FF_1.Q 77158 -313 ndif
a_77158_946# 77158 946 pdif
a_76034_n314# 76034 -313 ndif
a_72578_n314# 72578 -313 ndif
a_72578_946# 72578 946 pdif
a_70950_n314# 70950 -313 ndif
a_70950_946# 70950 946 pdif
a_69966_n314# 69966 -313 ndif
a_68722_n82# 68722 -81 ndif
a_67902_n82# 67902 -81 ndif
a_67002_n80# 67002 -79 ndif
a_66110_n80# 66110 -79 ndif
a_50854_1076# 50854 1076 pdif
SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ 49602 -81 ndif
a_46798_n314# 46798 -313 ndif
a_46798_946# 46798 946 pdif
SAR_Asynchronous_Logic_1/D_reset_FF_1.Q 45158 -313 ndif
a_45158_946# 45158 946 pdif
a_44034_n314# 44034 -313 ndif
a_40578_n314# 40578 -313 ndif
a_40578_946# 40578 946 pdif
a_38950_n314# 38950 -313 ndif
a_38950_946# 38950 946 pdif
a_37966_n314# 37966 -313 ndif
a_36722_n82# 36722 -81 ndif
a_35902_n82# 35902 -81 ndif
a_35002_n80# 35002 -79 ndif
a_34110_n80# 34110 -79 ndif
a_18854_1076# 18854 1076 pdif
SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ 17602 -81 ndif
a_14798_n314# 14798 -313 ndif
a_14798_946# 14798 946 pdif
SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 13158 -313 ndif
a_13158_946# 13158 946 pdif
a_12034_n314# 12034 -313 ndif
a_8578_n314# 8578 -313 ndif
a_8578_946# 8578 946 pdif
a_6950_n314# 6950 -313 ndif
a_6950_946# 6950 946 pdif
a_5966_n314# 5966 -313 ndif
a_4722_n82# 4722 -81 ndif
a_3902_n82# 3902 -81 ndif
a_3002_n80# 3002 -79 ndif
a_2110_n80# 2110 -79 ndif
a_n13146_1076# -13145 1076 pdif
SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ -14397 -81 ndif
a_n17202_n314# -17201 -313 ndif
a_n17202_946# -17201 946 pdif
SAR_Asynchronous_Logic_0/D_reset_FF_1.Q -18841 -313 ndif
a_n18842_946# -18841 946 pdif
a_n19966_n314# -19965 -313 ndif
a_n23422_n314# -23421 -313 ndif
a_n23422_946# -23421 946 pdif
a_n25050_n314# -25049 -313 ndif
a_n25050_946# -25049 946 pdif
a_n26034_n314# -26033 -313 ndif
a_n27278_n82# -27277 -81 ndif
a_n28098_n82# -28097 -81 ndif
a_n28998_n80# -28997 -79 ndif
a_n29890_n80# -29889 -79 ndif
