#Build: HAPS (R) ProtoCompiler 100 R-2020.12-SP1-1, Build 198R, Apr  8 2022
#install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: Linux 
#Hostname: ws35

# Sun Apr  9 22:42:17 2023

#Implementation: c0


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|c0
Synopsys HDL Compiler, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|c0
Synopsys Synopsys Netlist Linker, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:18 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/compile/c0/synwork/FB1_uB_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:18 2023

###########################################################]
Global Optimizer Report

###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|c0
Synopsys Synopsys Netlist Linker, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:20 2023

###########################################################]
# Sun Apr  9 22:42:20 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|c0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Target platform is HAPS-100, running ProtoCompiler.

@N: MF990 |On Demand Uniquification flow enabled 

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

NConnInternalConnection caching is on

Starting functional verification of DisTri Cleanupfolded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 785MB peak: 785MB)


Started DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 785MB peak: 785MB)


Starting disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 785MB peak: 785MB)


Finished disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished functional verification of DisTri Cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Starting bidir resolution (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished bidir resolution (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)

@N: MO111 :|Tristate driver pin_BR13_t (in view: TraceBuildLib.FB1_uB(verilog_0)) on net pin_BR13 (in view: TraceBuildLib.FB1_uB(verilog_0)) has its enable tied to GND.
@N: MO111 :|Tristate driver pin_BP13_t (in view: TraceBuildLib.FB1_uB(verilog_0)) on net pin_BP13 (in view: TraceBuildLib.FB1_uB(verilog_0)) has its enable tied to GND.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Starting functional verification of DisTri Cleanupfolded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Started DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Starting disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished functional verification of DisTri Cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)

No subsystems found. Skipping subsystem constant report.

Start clock netlist generation (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


ODU CTE is ON (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


ODU CTE: doing uniquification (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


ODU CTE: done uniquification (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Deleting unused ports (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Deleted 60 (123) unused ports across 10 views (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


ODU CTE: removed non-clocks (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)


Finished clock netlist generation (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)

Finished Prepass Opt Phase.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 785MB peak: 785MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Sun Apr  9 22:42:32 2023

###########################################################]
Premap Report

# Sun Apr  9 22:42:33 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|pm0
Synopsys Xilinx Technology Pre-mapping, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/srs_cons_var.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/tdm_cons_var.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_pinloc.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_iostd.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_attr.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_timing.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/clockgen_cons.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_haps_timing.fdc
See report FB1_uB_scck.rpt@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 271MB peak: 271MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 271MB peak: 271MB)

@W: FX161 :|Ignoring improper width location constraint V48 
@W: FX161 :|Ignoring improper width location constraint P48 
@W: FX161 :|Ignoring improper width location constraint P47 
@W: FX161 :|Ignoring improper width location constraint U46 
@W: FX161 :|Ignoring improper width location constraint V46 
@W: FX161 :|Ignoring improper width location constraint B59 
@W: FX161 :|Ignoring improper width location constraint E58 
@W: FX161 :|Ignoring improper width location constraint E57 
@W: FX161 :|Ignoring improper width location constraint B58 
@W: FX161 :|Ignoring improper width location constraint B57 
@W: FX161 :|Ignoring improper width location constraint T37 
@W: FX161 :|Ignoring improper width location constraint L39 
@W: FX161 :|Ignoring improper width location constraint L40 
@W: FX161 :|Ignoring improper width location constraint C53 
@W: FX161 :|Ignoring improper width location constraint A55 
@W: FX161 :|Ignoring improper width location constraint A54 
@W: FX161 :|Ignoring improper width location constraint E55 
@W: FX161 :|Ignoring improper width location constraint F55 
@W: FX161 :|Ignoring improper width location constraint B54 
@W: FX161 :|Ignoring improper width location constraint B53 
@W: FX161 :|Ignoring improper width location constraint G54 
@W: FX161 :|Ignoring improper width location constraint H54 
@W: FX161 :|Ignoring improper width location constraint D53 
@W: FX161 :|Ignoring improper width location constraint D52 
@W: FX161 :|Ignoring improper width location constraint H55 
@W: FX161 :|Ignoring improper width location constraint J55 
@W: FX161 :|Ignoring improper width location constraint F52 
@W: FX161 :|Ignoring improper width location constraint G52 
@W: FX161 :|Ignoring improper width location constraint E54 
@W: FX161 :|Ignoring improper width location constraint F54 
@W: FX161 :|Ignoring improper width location constraint G53 
@W: FX161 :|Ignoring improper width location constraint H53 
@W: FX161 :|Ignoring improper width location constraint G56 
@W: FX161 :|Ignoring improper width location constraint H56 
@W: FX161 :|Ignoring improper width location constraint H58 
@W: FX161 :|Ignoring improper width location constraint J58 
@W: FX161 :|Ignoring improper width location constraint F57 
@W: FX161 :|Ignoring improper width location constraint F56 
@W: FX161 :|Ignoring improper width location constraint G58 
@W: FX161 :|Ignoring improper width location constraint G57 
@W: FX161 :|Ignoring improper width location constraint D58 
@W: FX161 :|Ignoring improper width location constraint D57 
@W: FX161 :|Ignoring improper width location constraint C59 
@W: FX161 :|Ignoring improper width location constraint C58 
@W: FX161 :|Ignoring improper width location constraint A56 
@W: FX161 :|Ignoring improper width location constraint B56 
@W: FX161 :|Ignoring improper width location constraint A59 
@W: FX161 :|Ignoring improper width location constraint C49 
@W: FX161 :|Ignoring improper width location constraint H50 
@W: FX161 :|Ignoring improper width location constraint J50 
@W: FX161 :|Ignoring improper width location constraint L47 
@W: FX161 :|Ignoring improper width location constraint L46 
@W: FX161 :|Ignoring improper width location constraint M47 
@W: FX161 :|Ignoring improper width location constraint M46 
@W: FX161 :|Ignoring improper width location constraint R48 
@W: FX161 :|Ignoring improper width location constraint R47 
@W: FX161 :|Ignoring improper width location constraint T47 
@W: FX161 :|Ignoring improper width location constraint U47 
@W: FX161 :|Ignoring improper width location constraint N46 
@W: FX161 :|Ignoring improper width location constraint P46 
@W: FX161 :|Ignoring improper width location constraint R50 
@W: FX161 :|Ignoring improper width location constraint R49 
@W: FX161 :|Ignoring improper width location constraint N49 
@W: FX161 :|Ignoring improper width location constraint N48 
@W: FX161 :|Ignoring improper width location constraint N50 
@W: FX161 :|Ignoring improper width location constraint P50 
@W: FX161 :|Ignoring improper width location constraint T50 
@W: FX161 :|Ignoring improper width location constraint V50 
@W: FX161 :|Ignoring improper width location constraint W50 
@W: FX161 :|Ignoring improper width location constraint U49 
@W: FX161 :|Ignoring improper width location constraint V49 
@W: FX161 :|Ignoring improper width location constraint W48 
@W: FX161 :|Ignoring improper width location constraint W47 
@W: FX161 :|Ignoring improper width location constraint U48 
@W: FX161 :|Ignoring improper width location constraint CB47 
@W: FX161 :|Ignoring improper width location constraint BJ48 
@W: FX161 :|Ignoring improper width location constraint BP46 
@W: FX161 :|Ignoring improper width location constraint CA25 
@W: FX161 :|Ignoring improper width location constraint BN46 
@W: FX161 :|Ignoring improper width location constraint BY54 
@W: FX161 :|Ignoring improper width location constraint BR43 
@W: FX161 :|Ignoring improper width location constraint CC25 
@W: FX161 :|Ignoring improper width location constraint BY48 
@W: FX161 :|Ignoring improper width location constraint CC26 
@W: FX161 :|Ignoring improper width location constraint BR42 
@W: FX161 :|Ignoring improper width location constraint BY47 
@W: FX161 :|Ignoring improper width location constraint CA47 
@W: FX161 :|Ignoring improper width location constraint CC24 
@W: FX161 :|Ignoring improper width location constraint CB24 
@W: FX161 :|Ignoring improper width location constraint CB26 
@W: FX161 :|Ignoring improper width location constraint BY53 
@W: FX161 :|Ignoring improper width location constraint BW51 
@W: FX161 :|Ignoring improper width location constraint CB27 
@W: FX161 :|Ignoring improper width location constraint BV51 
@W: FX161 :|Ignoring improper width location constraint BY29 
@W: FX161 :|Ignoring improper width location constraint BY30 
@W: FX161 :|Ignoring improper width location constraint BP45 
@W: FX161 :|Ignoring improper width location constraint CA46 
@W: FX161 :|Ignoring improper width location constraint CC46 
@W: FX161 :|Ignoring improper width location constraint BN45 

Only the first 100 messages of id 'FX161' are reported. To see all messages use 'report messages -id FX161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX161} -count unlimited' in the Tcl shell.

Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 276MB peak: 276MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 278MB peak: 278MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_B (Type HAPS100_4F).  
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[16]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[17]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[18]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[19]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[20]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[21]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[22]
@N: Z361 |Setting IO Standard SSTL_12 on port ADDOUTID_63_0[23]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[14]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[15]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[16]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[17]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[18]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[19]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[20]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[21]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[22]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[23]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[24]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[25]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[26]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[27]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[28]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[29]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[30]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[31]
@N: Z361 |Setting IO Standard SSTL_12 on port DMOUTWB[32]
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_AI1_N_18
@N: Z361 |Setting IO Standard SSTL_12 on port pin_E34
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_AI1_P_18
@N: Z361 |Setting IO Standard SSTL_12 on port pin_F34
@N: Z361 |Setting IO Standard SSTL_12 on port pin_B32
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_BI3_N_8
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_BI3_N_7
@N: Z361 |Setting IO Standard SSTL_12 on port pin_B33
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_BI3_P_8
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_BI3_P_7
NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: FX493 |Applying initial value "0" on instance rst_in_sync1.
@N: FX493 |Applying initial value "0" on instance rst_in_sync3.
@N: FX493 |Applying initial value "0" on instance rst_in_meta.
@N: FX493 |Applying initial value "0" on instance rst_in_out.
@N: FX493 |Applying initial value "0" on instance rst_in_sync2.
@N: BN576 |Inserting bsa19_system_ip_wrapper root module 'bsa19_system_ip_wrapper' inside module FB1_uB.
System Memory report for FB1_uB
==============================================================
SLP project checksum             : 0x1ea929ab
Partition tool version           : R-2020.12-SP1-1 (Apr  8 2022 21:27:16)
Synthesis tool version           : R-2020.12-SP1-1 (Apr  8 2022 21:27:16)
FPGA Location                    : FB?_B (Type HAPS100_4F) (board cde order unspecified) 
System CAPIM address             : 57
System CAPIM type                : 0x304
Speed grade                      : -1-e
Chip ID                          : 1

End System Memory report
==============================================================


Starting HSTDM IP insertion (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 1178MB peak: 1178MB)

Pins on view:TraceBuildLib.FB1_uB(verilog_0) marked syn_hstdm_clk_pin    :    syn_hstdm_clk_pin 
@N: BN567 |HSTDM training will be done during system configuration. 

HSTDM: inserting high speed TDM logic
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_resetn.R1 (in view: VerGenLib.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_resetn.R0 (in view: VerGenLib.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "00" on instance hstdm_ctrl_inst.self_test_start_rx_out[1:0].
@N: FX493 |Applying initial value "00" on instance hstdm_ctrl_inst.self_test_start_tx_out[1:0].
@N: FX493 |Applying initial value "000" on instance hstdm_ctrl_inst.tc_status[2:0].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":7196:9:7196:22|Assigning HSTDM BUFGCE TXCLKDIV2\.txclkdiv2_bufg in hstdm_clkgen_1200_bank60 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y1 
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank69_block1 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y10 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank69_block1 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X1Y40 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank69_block1 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y10 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank71_block2 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y12 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank71_block2 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X1Y48 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank71_block2 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y12 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank36_block3 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y17 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank36_block3 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X0Y68 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank36_block3 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y17 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank37_block4 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y18 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank37_block4 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X0Y72 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank37_block4 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y18 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank38_block5 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y19 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank38_block5 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X0Y76 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank38_block5 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X0Y19 
@N: FX493 |Applying initial value "0" on instance ar_txctrl0.R0.
@N: FX493 |Applying initial value "0" on instance ar_txctrl0.R1.
@N: FX493 |Applying initial value "0" on instance txctrl0_delay.
@N: FX493 |Applying initial value "00000000" on instance clkpattern[7:0].
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank60_block7 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y1 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank60_block7 (in view: TraceBuildLib.FB1_uB(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X1Y4 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank60_block7 (in view: TraceBuildLib.FB1_uB(verilog_0)) to CLOCK_REGION X7Y1 
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_4(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_5(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_5(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_6(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_6(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_7(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_8(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_8(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_9(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_9(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_10(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_11(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_12(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_13(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_14(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_15(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_16(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_5(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_6(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_8(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_9(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_18(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_19(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_20(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_21(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_22(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_23(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_24(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_25(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_26(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_27(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_28(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_29(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_30(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_31(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_32(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_33(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_34(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_35(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_36(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_37(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_38(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_39(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v":23936:5:23936:10|Removing sequential instance HARDTXMUX\.hard_txmux.wordsel_inst.genblk1\.wordsel[0] (in view: VerGenLib.hstdm_tx_Z2_40(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_17(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_18(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_18(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX1031 |HSTDM unable to find a user reset. Reset may not exist or may have been released prior to HSTDM training complete.
High Speed TDM report for FB1_uB
==============================================================
High Speed TDM Info:
HSTDM memory format version      : 0xabcf
HSTDM IP version                 : 2020.03.0.11
HSTDM bit rate                   : 1200 Mbps
HSTDM UMR or I2C address         : N/A (no accessible data on this chip)
HSTDM fast clock port            : None
HSTDM fast-clock frequency       : 100MHz
Training will be done at         : system configuration

High Speed TDM Summary:
	Transmit: 168 bits transmitted over 42 pin(s)
		with 2 pin(s) used as clocks
	Receive: 80 bits received over 20 pin(s)
		with 12 pin(s) used as clocks

End High Speed TDM report
==============================================================
See FB1_uB_system_memory.rpt for High Speed TDM details


Finished HSTDM IP insertion (Real Time elapsed 0h:02m:59s; CPU Time elapsed 0h:02m:47s; Memory used current: 1438MB peak: 1438MB)


Making connections to hyper_source modules
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1081:76:1081:108|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_enable_out_2, tag haps_system_capim_enable_out_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1080:72:1080:100|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_rd_raw_2, tag haps_system_capim_rd_raw_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1079:72:1079:100|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_wr_raw_2, tag haps_system_capim_wr_raw_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1078:74:1078:104|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_data_out_2, tag haps_system_capim_data_out_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1075:69:1075:101|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_enable_out_3, tag haps_system_capim_enable_out_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1074:65:1074:93|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_rd_raw_3, tag haps_system_capim_rd_raw_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1073:65:1073:93|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_wr_raw_3, tag haps_system_capim_wr_raw_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1072:67:1072:97|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_data_out_3, tag haps_system_capim_data_out_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_3
@N: BN397 :|Connected syn_hyper_connect hyper_connect_hstdm_refclk_100, tag hstdm_refclk_100 to syn_hyper_source hyper_src_hstdm_refclk_100
@N: BN397 :|Connected syn_hyper_connect hyper_connect_umr_clk, tag umr_clk to syn_hyper_source hyper_src_umr_clk
Ignoring hyper connect with no loads pin:out1[0] inst:hyper_connect_hstdm_training_start of syn_hyper_bb_lib.syn_hyper_connect_internal_1(bb),  tag hstdm_training_start
@N: BN397 :|Connected syn_hyper_connect hyper_connect_hstdm_training_start, tag hstdm_training_start to syn_hyper_source hyper_src_hstdm_training_start
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":638:72:638:104|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_enable_out_1, tag haps_system_capim_enable_out_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":637:67:637:95|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_rd_raw_1, tag haps_system_capim_rd_raw_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":636:67:636:95|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_wr_raw_1, tag haps_system_capim_wr_raw_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":635:82:635:112|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_data_out_1, tag haps_system_capim_data_out_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_1
@N: BN397 :|Connected syn_hyper_connect hyper_connect_haps_umr3_reset, tag haps_umr3_reset to syn_hyper_source hyper_src_haps_umr3_reset
@N: BN397 :|Connected syn_hyper_connect hyper_connect_haps_umr3_clk, tag haps_umr3_clk to syn_hyper_source hyper_src_haps_umr3_clk
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":714:84:714:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_3, tag haps_system_capim_data_in_3 to syn_hyper_source hstdm_system_capim_interface.hp_haps_system_capim_data_in_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":713:84:713:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_2, tag haps_system_capim_data_in_2 to syn_hyper_source hstdm_system_capim_interface.hp_haps_system_capim_data_in_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":712:84:712:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_1, tag haps_system_capim_data_in_1 to syn_hyper_source haps_system_memory_interface.hp_haps_system_capim_data_in_1
Deleting unused hyper source ufpga_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dbg_xcvr_user_clk_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dbg_xcvr_dtd_reset_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source snps_dtdpipe_outbus_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source cmp2capiclk_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source inta_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dout_wr_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dout_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source din_ready_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source reset_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_hstdm_training_start (in view: TraceBuildLib.FB1_uB(verilog_0))
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_1.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_3.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_4.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_5.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_7.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_2.bsc_rdy_local is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:03m:03s; CPU Time elapsed 0h:02m:50s; Memory used current: 1448MB peak: 1448MB)


Finished DisTri Cleanup (Real Time elapsed 0h:03m:03s; CPU Time elapsed 0h:02m:50s; Memory used current: 1448MB peak: 1448MB)

@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_out (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_txctrl0.R1 (in view: TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_sync3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_txctrl0.R0 (in view: TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":7461:1:7461:6|Removing sequential instance rx_core.data_out.data_out[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":7461:1:7461:6|Removing sequential instance rx_core.data_out.data_out[2] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":7461:1:7461:6|Removing sequential instance rx_core.data_out.data_out[3] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1327:1:1327:6|Removing sequential instance reset_erd_flag (in view: TdmLib.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_2_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_3_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_4_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_sync2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R0 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uB(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Beginning opaque latch detection (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:02m:58s; Memory used current: 1459MB peak: 1459MB)


Finished opaque latch detection (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:02m:58s; Memory used current: 1459MB peak: 1459MB)








Starting clock optimization phase (Real Time elapsed 0h:03m:12s; CPU Time elapsed 0h:02m:59s; Memory used current: 1459MB peak: 1459MB)


 mixed edge conversion for GCC is ON
Finished clock optimization phase (Real Time elapsed 0h:03m:13s; CPU Time elapsed 0h:03m:00s; Memory used current: 1462MB peak: 1462MB)

@N: MT611 :"/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/pre_map/pm0/TraceBuildLib_FB1_uB_X2RFOd":35:0:35:0|Automatically generated clock haps_gclk0_100 is not used and is being removed

Starting clock optimization report phase (Real Time elapsed 0h:03m:16s; CPU Time elapsed 0h:03m:03s; Memory used current: 1466MB peak: 1466MB)


 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
Finished clock optimization report phase (Real Time elapsed 0h:03m:17s; CPU Time elapsed 0h:03m:04s; Memory used current: 1466MB peak: 1466MB)

@N: FX1184 |Applying syn_allowed_resources ultrarams=320 on top level netlist FB1_uB 

Finished netlist restructuring (Real Time elapsed 0h:03m:17s; CPU Time elapsed 0h:03m:04s; Memory used current: 1466MB peak: 1466MB)



@S0 |Clock Summary
******************

          Start                                       Requested      Requested     Clock                                                                                        Clock                   Clock
Level     Clock                                       Frequency      Period        Type                                                                                         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       hstdm_refclk_100                            100.0 MHz      10.000        declared                                                                                     default_clkgroup        854  
1 .         hstdm_txclk_1200_bank60_div2              300.0 MHz      3.333         derived (from hstdm_refclk_100)                                                              default_clkgroup        2856 
1 .         hstdm_txclk_1200_bank36_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
1 .         hstdm_txclk_1200_bank37_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
1 .         hstdm_txclk_1200_bank38_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
1 .         hstdm_txclk_1200_bank60_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
1 .         hstdm_txclk_1200_bank69_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
1 .         hstdm_txclk_1200_bank71_clkoutphy         1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                              default_clkgroup        0    
                                                                                                                                                                                                             
0 -       umr2_clk                                    100.0 MHz      10.000        declared                                                                                     default_clkgroup        1797 
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank36_block3              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank36_block3}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank36_block3_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank36_block3) {hstdm_rxclk_1200_bank36_block3}               default_clkgroup        464  
2 ..          hstdm_rxclk_1200_bank36_block3_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank36_block3_div2) {hstdm_rxclk_1200_bank36_block3_div2}     default_clkgroup        429  
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank37_block4              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank37_block4}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank37_block4_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank37_block4) {hstdm_rxclk_1200_bank37_block4}               default_clkgroup        464  
2 ..          hstdm_rxclk_1200_bank37_block4_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank37_block4_div2) {hstdm_rxclk_1200_bank37_block4_div2}     default_clkgroup        429  
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank38_block5              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank38_block5}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank38_block5_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank38_block5) {hstdm_rxclk_1200_bank38_block5}               default_clkgroup        464  
2 ..          hstdm_rxclk_1200_bank38_block5_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank38_block5_div2) {hstdm_rxclk_1200_bank38_block5_div2}     default_clkgroup        429  
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank71_block2              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank71_block2}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank71_block2_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank71_block2) {hstdm_rxclk_1200_bank71_block2}               default_clkgroup        461  
2 ..          hstdm_rxclk_1200_bank71_block2_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank71_block2_div2) {hstdm_rxclk_1200_bank71_block2_div2}     default_clkgroup        429  
                                                                                                                                                                                                             
0 -       umr3_clk                                    125.0 MHz      8.000         declared                                                                                     default_clkgroup        793  
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank60_block7              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank60_block7}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank60_block7_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank60_block7) {hstdm_rxclk_1200_bank60_block7}               default_clkgroup        232  
2 ..          hstdm_rxclk_1200_bank60_block7_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank60_block7_div2) {hstdm_rxclk_1200_bank60_block7_div2}     default_clkgroup        396  
                                                                                                                                                                                                             
0 -       hstdm_rxclk_1200_bank69_block1              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank69_block1}                                                    default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank69_block1_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank69_block1) {hstdm_rxclk_1200_bank69_block1}               default_clkgroup        232  
2 ..          hstdm_rxclk_1200_bank69_block1_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank69_block1_div2) {hstdm_rxclk_1200_bank69_block1_div2}     default_clkgroup        396  
                                                                                                                                                                                                             
0 -       clk                                         2.0 MHz        500.000       declared                                                                                     default_clkgroup        309  
                                                                                                                                                                                                             
0 -       System_FB1_uB                               1.0 MHz        1000.000      virtual                                                                                      default_clkgroup        0    
                                                                                                                                                                                                             
0 -       dbg_capiclk                                 40.0 MHz       25.000        declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       dbg_xcvr_user_clk_0                         140.6 MHz      7.111         declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       dbg_xcvr_user_clk_1                         140.6 MHz      7.111         declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       dbg_xcvr_user_clk_2                         140.6 MHz      7.111         declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       dbg_xcvr_user_clk_3                         140.6 MHz      7.111         declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       gclk0                                       100.0 MHz      10.000        declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       haps_clk_10                                 10.0 MHz       100.000       declared                                                                                     group_219_18            0    
                                                                                                                                                                                                             
0 -       haps_clk_10_2_sync                          10.0 MHz       100.000       declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       haps_clk_50_2_sync                          50.0 MHz       20.000        declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       haps_clk_200                                200.0 MHz      5.000         declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       sys_clk                                     100.0 MHz      10.000        declared                                                                                     default_clkgroup        0    
                                                                                                                                                                                                             
0 -       ufpga_lock_clk_o                            1.0 MHz        1000.000      declared                                                                                     ufpga_lock_clkgroup     0    
=============================================================================================================================================================================================================



@S0 |Clock Load Summary
***********************

                                        Clock     Source                                                                               Clock Pin                                                                           Non-clock Pin                                                                       Non-clock Pin                                                           
Clock                                   Load      Pin                                                                                  Seq Example                                                                         Seq Example                                                                         Comb Example                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_refclk_100                        854       hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUT1B(PLLE3_ADV)                             hstdm_bitslice_ctrl_bank71.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.RIU_CLK     -                                                                                   -                                                                       
hstdm_txclk_1200_bank60_div2            2856      hstdm_clkgen_1200_bank60.hstdm_plle3.CLKOUT1(PLLE3_ADV)                              cpm_snd_HSTDM_4_FB1_B2_D_10.ar_tx_ctrl0.R0.C                                        -                                                                                   hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)            
hstdm_txclk_1200_bank36_clkoutphy       0         hstdm_clkgen_1200_bank36.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank36.NIBBLE\[4\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank36.clkoutphy_derived_clock.I[0](keepbuf)          
hstdm_txclk_1200_bank37_clkoutphy       0         hstdm_clkgen_1200_bank37.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank37.NIBBLE\[4\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank37.clkoutphy_derived_clock.I[0](keepbuf)          
hstdm_txclk_1200_bank38_clkoutphy       0         hstdm_clkgen_1200_bank38.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank38.NIBBLE\[4\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank38.clkoutphy_derived_clock.I[0](keepbuf)          
hstdm_txclk_1200_bank60_clkoutphy       0         hstdm_clkgen_1200_bank60.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank60.NIBBLE\[4\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank60.clkoutphy_derived_clock.I[0](keepbuf)          
hstdm_txclk_1200_bank69_clkoutphy       0         hstdm_clkgen_1200_bank69.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank69.NIBBLE\[5\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank69.clkoutphy_derived_clock.I[0](keepbuf)          
hstdm_txclk_1200_bank71_clkoutphy       0         hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                            -                                                                                   hstdm_bitslice_ctrl_bank71.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank71.clkoutphy_derived_clock.I[0](keepbuf)          
                                                                                                                                                                                                                                                                                                                                                                                       
umr2_clk                                1797      sysip_inst.bsa19_system_ip_u.umr2_clk(bsa19_system_ip)                               pipelineReg_hstdm_training_monitor_1_infopipe_empty_out.C                           -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank36_block3          0         pin_M48(port)                                                                        -                                                                                   -                                                                                   ibufds_pin_M48.I(IBUFDS)                                                
hstdm_rxclk_1200_bank36_block3_div2     464       hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C          -                                                                                   hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank36_block3_div4     429       hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.idelay_load_delay.REG\.ASYNC\.out.C              -                                                                                   hstdm_clkgen_1200_rx_bank36_block3.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank37_block4          0         pin_D45(port)                                                                        -                                                                                   -                                                                                   ibufds_pin_D45.I(IBUFDS)                                                
hstdm_rxclk_1200_bank37_block4_div2     464       hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C          -                                                                                   hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank37_block4_div4     429       hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.idelay_load_delay.REG\.ASYNC\.out.C              -                                                                                   hstdm_clkgen_1200_rx_bank37_block4.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank38_block5          0         pin_N44(port)                                                                        -                                                                                   -                                                                                   ibufds_pin_N44.I(IBUFDS)                                                
hstdm_rxclk_1200_bank38_block5_div2     464       hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C          -                                                                                   hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank38_block5_div4     429       hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.idelay_load_delay.REG\.ASYNC\.out.C              -                                                                                   hstdm_clkgen_1200_rx_bank38_block5.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank71_block2          0         pin_B33(port)                                                                        -                                                                                   -                                                                                   ibufds_pin_B33.I(IBUFDS)                                                
hstdm_rxclk_1200_bank71_block2_div2     461       hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C         -                                                                                   hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank71_block2_div4     429       hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.idelay_load_delay.REG\.ASYNC\.out.C             -                                                                                   hstdm_clkgen_1200_rx_bank71_block2.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
umr3_clk                                793       sysip_inst.bsa19_system_ip_u.umr3_clk(bsa19_system_ip)                               hstdm_memory.memory_core.memory_out[31:0].C                                         -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank60_block7          0         pin_BN16(port)                                                                       -                                                                                   -                                                                                   ibufds_pin_BN16.I(IBUFDS)                                               
hstdm_rxclk_1200_bank60_block7_div2     232       hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C          -                                                                                   hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank60_block7_div4     396       hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.idelay_load_delay.REG\.ASYNC\.out.C              -                                                                                   hstdm_clkgen_1200_rx_bank60_block7.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
hstdm_rxclk_1200_bank69_block1          0         pin_F34(port)                                                                        -                                                                                   -                                                                                   ibufds_pin_F34.I(IBUFDS)                                                
hstdm_rxclk_1200_bank69_block1_div2     232       hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C        -                                                                                   hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank69_block1_div4     396       hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.idelay_load_delay.REG\.ASYNC\.out.C            -                                                                                   hstdm_clkgen_1200_rx_bank69_block1.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                       
clk                                     309       clk(port)                                                                            dut_inst.aptn_reset_sync_rst_n.C                                                    -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
System_FB1_uB                           0         -                                                                                    -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
dbg_capiclk                             0         sysip_inst.bsa19_system_ip_u.dbg_capiclk(bsa19_system_ip)                            -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
dbg_xcvr_user_clk_0                     0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[0](bsa19_system_ip)                   -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
dbg_xcvr_user_clk_1                     0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[1](bsa19_system_ip)                   -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
dbg_xcvr_user_clk_2                     0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[2](bsa19_system_ip)                   -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
dbg_xcvr_user_clk_3                     0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[3](bsa19_system_ip)                   -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
gclk0                                   0         sysip_inst.bsa19_system_ip_u.gclk0(bsa19_system_ip)                                  -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
haps_clk_10                             0         sysip_inst.bsa19_system_ip_u.haps_clk_10(bsa19_system_ip)                            -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
haps_clk_10_2_sync                      0         sysip_inst.bsa19_system_ip_u.haps_clk_10_2_sync(bsa19_system_ip)                     -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
haps_clk_50_2_sync                      0         sysip_inst.bsa19_system_ip_u.haps_clk_50_2_sync(bsa19_system_ip)                     -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
haps_clk_200                            0         sysip_inst.bsa19_system_ip_u.haps_clk_200(bsa19_system_ip)                           -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
sys_clk                                 0         sysip_inst.bsa19_system_ip_u.sys_clk(bsa19_system_ip)                                -                                                                                   -                                                                                   -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                       
ufpga_lock_clk_o                        0         sysip_inst.bsa19_system_ip_u.ufpga_lock_clk_o(bsa19_system_ip)                       -                                                                                   -                                                                                   ufpga_lock_clk_o_keep.I[0](keepbuf)                                     
=======================================================================================================================================================================================================================================================================================================================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 223 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================================================== Non-Gated/Non-Generated Clocks ============================================================
Clock Tree ID     Driving Element                           Drive Element Type     Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                                       port                   183        dut_inst.aptn_reset_sync_rst_n_6                         
@KP:ckid0_1       sysip_inst.bsa19_system_ip_u.umr2_clk     bsa19_system_ip        40         pipelineReg_hstdm_training_monitor_7_infopipe_data_out[3]
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1146 |Assigning INTERNAL_VREF of iobank 37 to 0.840, which is required by IO standard POD12_DCI of pin MEMREADMEM at B49
@N: FX1146 |Assigning INTERNAL_VREF of iobank 36 to 0.840, which is required by IO standard POD12_DCI of pin WRMEM[0] at V48
@N: FX1146 |Assigning INTERNAL_VREF of iobank 38 to 0.840, which is required by IO standard POD12_DCI of pin DMOUTWB[33] at M41
@N: FX1146 |Assigning INTERNAL_VREF of iobank 60 to 0.840, which is required by IO standard POD12_DCI of pin cpm_r_HSTDM_4_FB1_B2_A_0 at BL16
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/pre_map/pm0/FB1_uB.sap.

Starting constraint checker (Real Time elapsed 0h:03m:37s; CPU Time elapsed 0h:03m:24s; Memory used current: 1466MB peak: 1466MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:03m:38s; CPU Time elapsed 0h:03m:24s; Memory used current: 1466MB peak: 1466MB)


Finished constraint checker (Real Time elapsed 0h:03m:42s; CPU Time elapsed 0h:03m:28s; Memory used current: 1466MB peak: 1466MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:03m:42s; CPU Time elapsed 0h:03m:28s; Memory used current: 1466MB peak: 1466MB)

Process took 0h:03m:42s realtime, 0h:03m:28s cputime
# Sun Apr  9 22:46:15 2023

###########################################################]
Map & Optimize Report

# Sun Apr  9 22:46:18 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_B (Type HAPS100_4F).  


Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sun Apr  9 22:46:41 2023
Mapping FB1_uB as a separate process
MCP Status: 1 jobs running

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uB(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1774MB peak: 1774MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_1.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_1.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_1.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_1.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_2.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_2.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_2.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_2.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_3.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_3.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_3.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_3.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_4.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_4.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_4.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_4.infopipe_data_flags[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_4.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_4.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_5.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_5.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_5.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_5.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_7.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_7.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_7.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_7.infopipe_data_flags[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_7.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_7.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: MF135 :"./src/Registers.v":17:0:17:0|RAM Registers_1[63:0] (in view: work.Registers(verilog)) is 32 words by 64 bits.
@N: MF135 :"./src/Registers.v":17:0:17:0|RAM Registers[63:0] (in view: work.Registers(verilog)) is 32 words by 64 bits.

Starting RAM primitive conversion (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 1776MB peak: 1776MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 1776MB peak: 1776MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "00" on instance rx_core.XiPhy_Bitslip.position[1:0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[3].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 1776MB peak: 1776MB)

@N: MF179 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/comparator.v":8:0:8:0|Found 64 by 64 bit equality operator ('==') cp1.out (in view: TraceBuildLib.FB1_uB_dut(internal))
@W: BN132 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ID_EX.v":29:0:29:0|Removing instance dut_inst.idex1.imm_out[12] because it is equivalent to instance dut_inst.idex1.imm_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_0 because it is equivalent to instance dut_inst.registers1.Registers_1rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_16 because it is equivalent to instance dut_inst.registers1.Registers_1rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_11 because it is equivalent to instance dut_inst.registers1.Registers_1rff_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_27 because it is equivalent to instance dut_inst.registers1.Registers_1rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_6 because it is equivalent to instance dut_inst.registers1.Registers_1rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_22 because it is equivalent to instance dut_inst.registers1.Registers_1rff_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_1 because it is equivalent to instance dut_inst.registers1.Registers_1rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_17 because it is equivalent to instance dut_inst.registers1.Registers_1rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_12 because it is equivalent to instance dut_inst.registers1.Registers_1rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_28 because it is equivalent to instance dut_inst.registers1.Registers_1rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_7 because it is equivalent to instance dut_inst.registers1.Registers_1rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_23 because it is equivalent to instance dut_inst.registers1.Registers_1rff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_2 because it is equivalent to instance dut_inst.registers1.Registers_1rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_18 because it is equivalent to instance dut_inst.registers1.Registers_1rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_13 because it is equivalent to instance dut_inst.registers1.Registers_1rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_29 because it is equivalent to instance dut_inst.registers1.Registers_1rff_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_8 because it is equivalent to instance dut_inst.registers1.Registers_1rff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_24 because it is equivalent to instance dut_inst.registers1.Registers_1rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_3 because it is equivalent to instance dut_inst.registers1.Registers_1rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_19 because it is equivalent to instance dut_inst.registers1.Registers_1rff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_14 because it is equivalent to instance dut_inst.registers1.Registers_1rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_30 because it is equivalent to instance dut_inst.registers1.Registers_1rff_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_9 because it is equivalent to instance dut_inst.registers1.Registers_1rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_25 because it is equivalent to instance dut_inst.registers1.Registers_1rff_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_4 because it is equivalent to instance dut_inst.registers1.Registers_1rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_20 because it is equivalent to instance dut_inst.registers1.Registers_1rff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_15 because it is equivalent to instance dut_inst.registers1.Registers_1rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_31 because it is equivalent to instance dut_inst.registers1.Registers_1rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_10 because it is equivalent to instance dut_inst.registers1.Registers_1rff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_26 because it is equivalent to instance dut_inst.registers1.Registers_1rff_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_5 because it is equivalent to instance dut_inst.registers1.Registers_1rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_21 because it is equivalent to instance dut_inst.registers1.Registers_1rff_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E0000000010000300000044ABCF000000050000000000191EA929AB00000096.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000007400000021000000750004000000390001FFFF0001.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754200004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000070800150008D00000000000070800140007D00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h00250015F0000000003204B000240014F0000000003204B000230013F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hD0000000003204B0003C0002F0000000003204B000260016F0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h000004B0004500009000000000000708004100009000000000000708003F0005.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h00530001F0000000000004B00047000090000000000004B00046000090000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h00000000000000000000002000000000003204B000580001F0000000003204B0.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_1.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_1.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_0_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_2.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_2.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_1_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_3.infopipe_data_flags[37] because it is equivalent to instance hstdm_training_monitor_3.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_2_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_3_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_5.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_5.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_4_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uB(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h00140003000000330007000500000010000100000000000CABCF00000000006F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'h00020004000104B000020047000002580000000000000002000004B000010045.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h00040025000002580000000000060004000204B0000300240000025800000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000000E0004000404B0000500260000025800000000000A0004000304B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h000504B00007003C0000000000000000FFFF002AFFFF04B00006003C00000258.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h0000000078000004000000000000000078000004000002580000000000120002.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h7000000400000000000000007000000400000000000000007000000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h0000000000000000780000040000000000000000700000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000000000000000000000007800000400000000000000007800000400000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uB(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uB(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MF794 |RAM Registers_1[63:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 1776MB peak: 1776MB)


Finished factoring (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:01s; Memory used current: 1776MB peak: 1776MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uB(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 13 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr2_clk,
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr3_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 1776MB peak: 1776MB)

@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 1776MB peak: 1776MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1776MB peak: 1776MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:58s; CPU Time elapsed 0h:01m:57s; Memory used current: 1776MB peak: 1776MB)

@N: MF794 |RAM Registers_1[63:0] required 32 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:02m:15s; CPU Time elapsed 0h:02m:14s; Memory used current: 1776MB peak: 1776MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Finished technology mapping (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:28s; Memory used current: 1776MB peak: 1776MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:38s		     1.48ns		6332 /      8476
   2		0h:02m:38s		     1.48ns		6332 /      8476
   3		0h:02m:38s		     1.48ns		6332 /      8476

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:58s; CPU Time elapsed 0h:02m:56s; Memory used current: 1776MB peak: 1776MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:03m:10s; CPU Time elapsed 0h:03m:08s; Memory used current: 1776MB peak: 1776MB)


Finished mapping FB1_uB
Multiprocessing finished at : Sun Apr  9 22:49:59 2023
Multiprocessing took 0h:03m:17s realtime, 0h:03m:14s cputime

Summary of Compile Points :
*************************** 
Name       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------
FB1_uB     Mapped     No database     Sun Apr  9 22:46:43 2023     Sun Apr  9 22:49:58 2023     0h:03m:14s     0h:03m:12s     No            
============================================================================================================================================
Total number of compile points: 1
===================================

Links to Compile point Reports:
******************************
@L: "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/map/m0/FB1_uB/FB1_uB.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:03m:40s; CPU Time elapsed 0h:03m:37s; Memory used current: 1784MB peak: 1784MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:44s; CPU Time elapsed 0h:03m:40s; Memory used current: 1784MB peak: 1784MB)

Finished area estimation in mapper mode.

Start loading CP mapped netlist (Real Time elapsed 0h:03m:44s; CPU Time elapsed 0h:03m:40s; Memory used current: 1784MB peak: 1784MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:44s; CPU Time elapsed 0h:03m:41s; Memory used current: 1784MB peak: 1784MB)


Starting Placement-driven Synthesis (Real Time elapsed 0h:03m:44s; CPU Time elapsed 0h:03m:41s; Memory used current: 1784MB peak: 1784MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance mem_waddr[6].
@N: FX493 |Applying initial value "0" on instance mem_waddr[5].
@N: FX493 |Applying initial value "0" on instance mem_waddr[4].
@N: FX493 |Applying initial value "0" on instance mem_waddr[3].
@N: FX493 |Applying initial value "0" on instance mem_waddr[2].
@N: FX493 |Applying initial value "0" on instance mem_waddr[1].
@N: FX493 |Applying initial value "0" on instance mem_waddr[0].
@N: FX493 |Applying initial value "0" on instance st_ncnt[2].
@N: FX493 |Applying initial value "0" on instance st_ncnt[1].
@N: FX493 |Applying initial value "0" on instance st_ncnt[0].
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_cnt[0].
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_cnt[1].
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_cnt[2].
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_cnt[4].
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_cnt[3].
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[4].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
Estimated SLL Crossing Report:
==============================
              Available  SLLs        
Crossing           SLLs  Used  Usage 
------------------------------------
SLR-0<->SLR-1      23040   433  0.02 
SLR-1<->SLR-2      23040   112  0.00 
SLR-2<->SLR-3      23040    18  0.00 
====================================

Estimated Feedthrough Report:
=============================
Source Sink  Count 
------------------
SLR-0  SLR-2     1 
SLR-0  SLR-3     7 
SLR-1  SLR-3   237 
==================

Estimated SLR Usage Report:
===========================
SLR   LUT     %  LUTM    %  DFF     %  IO     %      
----------------------------------------------------
SLR-0 1206    0% 12      0% 3553    0% 277   46%     
SLR-1 1337    0% 73      0% 859     0% 50     8%     
SLR-2 1510    0% 32      0% 1542    0% 80    13%     
SLR-3 2416    0% 60      0% 2522    0% 195   32%     
====================================================

Note: The estimated usage of BRAM calculated using RAMB18 sites may differ from the final RAMB36 count at the end of mapping

Local Congestion Metric: 25, Number of instances optimized during congestion alleviation: 0
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX623 |Packing into LUT6_2

Finished Placement-driven Synthesis (Real Time elapsed 0h:04m:22s; CPU Time elapsed 0h:04m:19s; Memory used current: 1845MB peak: 1845MB)

@N: MF731 |Enabling reduction of SLL congestion 
@N: MF739 |Clock umr2_clk marked eligible for SLLTDM 
@N: MF739 |Clock clk marked eligible for SLLTDM 

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:04m:31s; CPU Time elapsed 0h:04m:27s; Memory used current: 1845MB peak: 1845MB)


Starting XDC/force_sync processing (Real Time elapsed 0h:04m:31s; CPU Time elapsed 0h:04m:27s; Memory used current: 1845MB peak: 1845MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:04m:31s; CPU Time elapsed 0h:04m:27s; Memory used current: 1845MB peak: 1845MB)


Start Writing Netlists (Real Time elapsed 0h:04m:34s; CPU Time elapsed 0h:04m:30s; Memory used current: 1845MB peak: 1845MB)

Writing Analyst data base

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:49s; CPU Time elapsed 0h:04m:44s; Memory used current: 1845MB peak: 1845MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/map/m0/FB1_uB_edif.xdc

Start writing XDC (Real Time elapsed 0h:05m:02s; CPU Time elapsed 0h:04m:58s; Memory used current: 1845MB peak: 1845MB)

@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finish writing XDC (Real Time elapsed 0h:05m:02s; CPU Time elapsed 0h:04m:58s; Memory used current: 1845MB peak: 1845MB)

Starting XDC forward annotation..
@N: FX1056 |Writing EDF file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/map/m0/FB1_uB.edf

Start writing characteristics file. (Real Time elapsed 0h:05m:02s; CPU Time elapsed 0h:04m:58s; Memory used current: 1845MB peak: 1845MB)


Finished writing characteristics file. (Real Time elapsed 0h:05m:02s; CPU Time elapsed 0h:04m:58s; Memory used current: 1845MB peak: 1845MB)

Writing FDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/map/m0/FB1_uB_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:05m:26s; CPU Time elapsed 0h:05m:21s; Memory used current: 1845MB peak: 1845MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:05m:33s; CPU Time elapsed 0h:05m:28s; Memory used current: 1845MB peak: 1845MB)


Finished Writing Netlists (Real Time elapsed 0h:05m:33s; CPU Time elapsed 0h:05m:28s; Memory used current: 1845MB peak: 1845MB)


Start final timing analysis (Real Time elapsed 0h:05m:38s; CPU Time elapsed 0h:05m:34s; Memory used current: 1845MB peak: 1845MB)

@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank37_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank38_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:52:02 2023
#


Top view:               FB1_uB
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 0.380

                                        Requested      Estimated     Requested     Estimated                 Clock                                                                                        Clock                
Starting Clock                          Frequency      Frequency     Period        Period        Slack       Type                                                                                         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uB                           1.0 MHz        20.9 MHz      1000.000      47.865        NA          virtual                                                                                      (multiple)           
clk                                     2.0 MHz        41.8 MHz      500.000       23.933        237.775     declared                                                                                     (multiple)           
dbg_capiclk                             40.0 MHz       NA            25.000        NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_0                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_1                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_2                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_3                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup     
gclk0                                   100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup     
haps_clk_10                             10.0 MHz       NA            100.000       NA            NA          declared                                                                                     group_219_18_1       
haps_clk_10_2_sync                      10.0 MHz       NA            100.000       NA            NA          declared                                                                                     default_clkgroup     
haps_clk_50_2_sync                      50.0 MHz       NA            20.000        NA            NA          declared                                                                                     default_clkgroup     
haps_clk_200                            200.0 MHz      NA            5.000         NA            NA          declared                                                                                     default_clkgroup     
hstdm_refclk_100                        100.0 MHz      701.4 MHz     10.000        1.426         8.574       declared                                                                                     default_clkgroup     
hstdm_rxclk_1200_bank36_block3          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block3}                                                    default_clkgroup     
hstdm_rxclk_1200_bank36_block3_div2     300.0 MHz      491.3 MHz     3.333         2.035         1.298       derived (from hstdm_rxclk_1200_bank36_block3) {hstdm_rxclk_1200_bank36_block3}               default_clkgroup     
hstdm_rxclk_1200_bank36_block3_div4     150.0 MHz      290.6 MHz     6.667         3.441         2.052       derived (from hstdm_rxclk_1200_bank36_block3_div2) {hstdm_rxclk_1200_bank36_block3_div2}     default_clkgroup     
hstdm_rxclk_1200_bank37_block4          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank37_block4}                                                    default_clkgroup     
hstdm_rxclk_1200_bank37_block4_div2     300.0 MHz      489.0 MHz     3.333         2.045         1.288       derived (from hstdm_rxclk_1200_bank37_block4) {hstdm_rxclk_1200_bank37_block4}               default_clkgroup     
hstdm_rxclk_1200_bank37_block4_div4     150.0 MHz      292.3 MHz     6.667         3.421         1.623       derived (from hstdm_rxclk_1200_bank37_block4_div2) {hstdm_rxclk_1200_bank37_block4_div2}     default_clkgroup     
hstdm_rxclk_1200_bank38_block5          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank38_block5}                                                    default_clkgroup     
hstdm_rxclk_1200_bank38_block5_div2     300.0 MHz      571.1 MHz     3.333         1.751         1.582       derived (from hstdm_rxclk_1200_bank38_block5) {hstdm_rxclk_1200_bank38_block5}               default_clkgroup     
hstdm_rxclk_1200_bank38_block5_div4     150.0 MHz      335.0 MHz     6.667         2.985         2.466       derived (from hstdm_rxclk_1200_bank38_block5_div2) {hstdm_rxclk_1200_bank38_block5_div2}     default_clkgroup     
hstdm_rxclk_1200_bank60_block7          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank60_block7}                                                    default_clkgroup     
hstdm_rxclk_1200_bank60_block7_div2     300.0 MHz      441.5 MHz     3.333         2.265         1.068       derived (from hstdm_rxclk_1200_bank60_block7) {hstdm_rxclk_1200_bank60_block7}               default_clkgroup     
hstdm_rxclk_1200_bank60_block7_div4     150.0 MHz      298.6 MHz     6.667         3.349         2.379       derived (from hstdm_rxclk_1200_bank60_block7_div2) {hstdm_rxclk_1200_bank60_block7_div2}     default_clkgroup     
hstdm_rxclk_1200_bank69_block1          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank69_block1}                                                    default_clkgroup     
hstdm_rxclk_1200_bank69_block1_div2     300.0 MHz      407.2 MHz     3.333         2.456         0.878       derived (from hstdm_rxclk_1200_bank69_block1) {hstdm_rxclk_1200_bank69_block1}               default_clkgroup     
hstdm_rxclk_1200_bank69_block1_div4     150.0 MHz      306.4 MHz     6.667         3.264         2.956       derived (from hstdm_rxclk_1200_bank69_block1_div2) {hstdm_rxclk_1200_bank69_block1_div2}     default_clkgroup     
hstdm_rxclk_1200_bank71_block2          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank71_block2}                                                    default_clkgroup     
hstdm_rxclk_1200_bank71_block2_div2     300.0 MHz      414.2 MHz     3.333         2.414         0.919       derived (from hstdm_rxclk_1200_bank71_block2) {hstdm_rxclk_1200_bank71_block2}               default_clkgroup     
hstdm_rxclk_1200_bank71_block2_div4     150.0 MHz      315.8 MHz     6.667         3.166         2.317       derived (from hstdm_rxclk_1200_bank71_block2_div2) {hstdm_rxclk_1200_bank71_block2_div2}     default_clkgroup     
hstdm_txclk_1200_bank36_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank37_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank38_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank60_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank60_div2            300.0 MHz      408.8 MHz     3.333         2.446         0.887       derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank69_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank71_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
sys_clk                                 100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup     
ufpga_lock_clk_o                        1.0 MHz        NA            1000.000      NA            NA          declared                                                                                     ufpga_lock_clkgroup_1
umr2_clk                                100.0 MHz      104.2 MHz     10.000        9.598         0.380       declared                                                                                     default_clkgroup     
umr3_clk                                125.0 MHz      154.3 MHz     8.000         6.479         1.811       declared                                                                                     default_clkgroup     
System                                  1.0 MHz        1.0 MHz       1000.000      994.322       5.678       system                                                                                       system_clkgroup      
===============================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               umr3_clk                             |  8.000       5.678    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  clk                                  |  500.000     237.776  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  System_FB1_uB                        |  500.000     476.067  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank60_div2         |  2.500       58.957   |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr2_clk                             |  10.000      0.402    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr3_clk                             |  2.000       0.380    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank69_block1_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank71_block2_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block3_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank37_block4_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank38_block5_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank60_block7_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank69_block1_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank71_block2_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block3_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank37_block4_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank38_block5_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank60_block7_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             System                               |  8.000       3.498    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr2_clk                             |  2.000       1.811    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr3_clk                             |  8.000       4.646    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank60_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank69_block1_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank71_block2_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block3_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank37_block4_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank38_block5_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank60_block7_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank69_block1_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank71_block2_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block3_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank37_block4_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank38_block5_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank60_block7_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_refclk_100                     |  10.000      8.574    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank69_block1_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank71_block2_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block3_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank37_block4_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank38_block5_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank60_block7_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank69_block1_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank71_block2_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block3_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank37_block4_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank38_block5_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank60_block7_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2         hstdm_txclk_1200_bank60_div2         |  3.333       0.887    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  System_FB1_uB                        |  3.333       311.766  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  hstdm_rxclk_1200_bank69_block1_div2  |  3.333       0.878    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  hstdm_rxclk_1200_bank69_block1_div4  |  3.333       2.229    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  clk                                  |  3.333       234.015  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  System_FB1_uB                        |  3.333       296.800  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  hstdm_rxclk_1200_bank71_block2_div2  |  3.333       0.919    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  hstdm_rxclk_1200_bank71_block2_div4  |  3.333       2.195    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  System_FB1_uB                        |  3.333       304.385  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  hstdm_rxclk_1200_bank36_block3_div2  |  3.333       1.298    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  hstdm_rxclk_1200_bank36_block3_div4  |  3.333       2.364    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  System_FB1_uB                        |  3.333       309.019  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  hstdm_rxclk_1200_bank37_block4_div2  |  3.333       1.288    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  hstdm_rxclk_1200_bank37_block4_div4  |  3.333       2.792    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  System_FB1_uB                        |  3.333       310.098  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  hstdm_rxclk_1200_bank38_block5_div2  |  3.333       1.582    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  hstdm_rxclk_1200_bank38_block5_div4  |  3.333       2.576    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  System_FB1_uB                        |  3.333       189.685  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  hstdm_rxclk_1200_bank60_block7_div2  |  3.333       1.068    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  hstdm_rxclk_1200_bank60_block7_div4  |  3.333       2.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  umr2_clk                             |  3.333       4.428    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div2  |  3.333       2.956    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4  |  6.667       3.403    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  umr2_clk                             |  3.333       4.704    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div2  |  3.333       2.317    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4  |  6.667       3.500    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  umr2_clk                             |  3.333       4.428    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div2  |  3.333       2.052    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4  |  6.667       3.225    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  umr2_clk                             |  3.333       4.707    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div2  |  3.333       1.623    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4  |  6.667       3.280    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  umr2_clk                             |  3.333       4.759    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div2  |  3.333       2.466    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4  |  6.667       3.682    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  umr2_clk                             |  3.333       4.710    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div2  |  3.333       2.379    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4  |  6.667       3.318    |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                    Starting         User           Arrival     Required            
Name                    Reference        Constraint     Time        Time         Slack  
                        Clock                                                           
----------------------------------------------------------------------------------------
ALUOUTMEM[0]            NA               NA             0.000       147.481      147.481
ALUOUTMEM[1]            NA               NA             0.000       147.472      147.472
ALUOUTMEM[2]            NA               NA             0.000       147.962      147.962
ALUOUTMEM[3]            NA               NA             0.000       147.787      147.787
ALUOUTMEM[4]            NA               NA             0.000       147.391      147.391
ALUOUTMEM[5]            NA               NA             0.000       147.948      147.948
ALUOUTMEM[6]            NA               NA             0.000       145.955      145.955
ALUOUTMEM[7]            NA               NA             0.000       146.768      146.768
ALUOUTMEM[8]            NA               NA             0.000       146.721      146.721
ALUOUTMEM[9]            NA               NA             0.000       146.613      146.613
ALUOUTMEM[10]           NA               NA             0.000       146.582      146.582
ALUOUTMEM[11]           NA               NA             0.000       292.752      292.752
ALUOUTMEM[12]           NA               NA             0.000       292.602      292.602
ALUOUTMEM[13]           NA               NA             0.000       290.954      290.954
ALUOUTMEM[14]           NA               NA             0.000       291.003      291.003
ALUOUTMEM[15]           NA               NA             0.000       291.240      291.240
ALUOUTMEM[16]           NA               NA             0.000       290.603      290.603
ALUOUTMEM[17]           NA               NA             0.000       290.193      290.193
ALUOUTMEM[18]           NA               NA             0.000       290.519      290.519
ALUOUTMEM[19]           NA               NA             0.000       290.027      290.027
ALUOUTMEM[20]           NA               NA             0.000       290.679      290.679
ALUOUTMEM[21]           NA               NA             0.000       290.346      290.346
ALUOUTMEM[22]           NA               NA             0.000       289.439      289.439
ALUOUTMEM[23]           NA               NA             0.000       288.983      288.983
ALUOUTMEM[24]           NA               NA             0.000       290.736      290.736
ALUOUTMEM[25]           NA               NA             0.000       289.815      289.815
ALUOUTMEM[26]           NA               NA             0.000       290.607      290.607
ALUOUTMEM[27]           NA               NA             0.000       290.478      290.478
ALUOUTMEM[28]           NA               NA             0.000       290.389      290.389
ALUOUTMEM[29]           NA               NA             0.000       290.512      290.512
ALUOUTMEM[30]           NA               NA             0.000       290.095      290.095
ALUOUTMEM[31]           NA               NA             0.000       289.248      289.248
ALUOUTMEM[32]           NA               NA             0.000       289.048      289.048
ALUOUTMEM[33]           NA               NA             0.000       289.958      289.958
ALUOUTMEM[34]           NA               NA             0.000       289.809      289.809
ALUOUTMEM[35]           NA               NA             0.000       289.221      289.221
ALUOUTMEM[36]           NA               NA             0.000       290.185      290.185
ALUOUTMEM[37]           NA               NA             0.000       288.274      288.274
ALUOUTMEM[38]           NA               NA             0.000       288.892      288.892
ALUOUTMEM[39]           NA               NA             0.000       288.332      288.332
ALUOUTMEM[40]           NA               NA             0.000       288.413      288.413
ALUOUTMEM[41]           NA               NA             0.000       287.390      287.390
ALUOUTMEM[42]           NA               NA             0.000       286.509      286.509
ALUOUTMEM[43]           NA               NA             0.000       286.123      286.123
ALUOUTMEM[44]           NA               NA             0.000       287.316      287.316
ALUOUTMEM[45]           NA               NA             0.000       286.252      286.252
ALUOUTMEM[46]           NA               NA             0.000       286.258      286.258
ALUOUTMEM[47]           NA               NA             0.000       286.570      286.570
ALUOUTMEM[48]           NA               NA             0.000       287.733      287.733
ALUOUTMEM[49]           NA               NA             0.000       286.972      286.972
ALUOUTMEM[50]           NA               NA             0.000       286.166      286.166
ALUOUTMEM[51]           NA               NA             0.000       286.061      286.061
ALUOUTMEM[52]           NA               NA             0.000       285.817      285.817
ALUOUTMEM[53]           NA               NA             0.000       286.938      286.938
ALUOUTMEM[54]           NA               NA             0.000       285.867      285.867
ALUOUTMEM[55]           NA               NA             0.000       285.776      285.776
ALUOUTMEM[56]           NA               NA             0.000       285.931      285.931
ALUOUTMEM[57]           NA               NA             0.000       286.182      286.182
ALUOUTMEM[58]           NA               NA             0.000       284.457      284.457
ALUOUTMEM[59]           NA               NA             0.000       286.599      286.599
DMOUTWB[0]              NA               NA             0.000       202.212      202.212
DMOUTWB[1]              NA               NA             0.000       202.202      202.202
DMOUTWB[2]              NA               NA             0.000       202.312      202.312
DMOUTWB[3]              NA               NA             0.000       202.087      202.087
DMOUTWB[4]              NA               NA             0.000       202.291      202.291
DMOUTWB[5]              NA               NA             0.000       202.249      202.249
DMOUTWB[6]              NA               NA             0.000       200.755      200.755
DMOUTWB[7]              NA               NA             0.000       201.568      201.568
DMOUTWB[8]              NA               NA             0.000       201.521      201.521
DMOUTWB[9]              NA               NA             0.000       201.413      201.413
DMOUTWB[10]             NA               NA             0.000       201.382      201.382
DMOUTWB[11]             NA               NA             0.000       201.142      201.142
DMOUTWB[12]             NA               NA             0.000       201.070      201.070
DMOUTWB[13]             NA               NA             0.000       200.157      200.157
DMOUTWB[14]             NA               NA             0.000       201.747      201.747
DMOUTWB[15]             NA               NA             0.000       202.159      202.159
DMOUTWB[16]             NA               NA             0.000       201.832      201.832
DMOUTWB[17]             NA               NA             0.000       201.403      201.403
DMOUTWB[18]             NA               NA             0.000       201.223      201.223
DMOUTWB[19]             NA               NA             0.000       201.140      201.140
DMOUTWB[20]             NA               NA             0.000       200.734      200.734
DMOUTWB[21]             NA               NA             0.000       200.677      200.677
DMOUTWB[22]             NA               NA             0.000       200.384      200.384
DMOUTWB[23]             NA               NA             0.000       199.915      199.915
DMOUTWB[24]             NA               NA             0.000       201.785      201.785
DMOUTWB[25]             NA               NA             0.000       201.020      201.020
DMOUTWB[26]             NA               NA             0.000       201.812      201.812
DMOUTWB[27]             NA               NA             0.000       201.624      201.624
DMOUTWB[28]             NA               NA             0.000       200.963      200.963
DMOUTWB[29]             NA               NA             0.000       201.698      201.698
DMOUTWB[30]             NA               NA             0.000       201.077      201.077
DMOUTWB[31]             NA               NA             0.000       200.351      200.351
DMOUTWB[32]             NA               NA             0.000       200.176      200.176
DMOUTWB[33]             NA               NA             0.000       192.072      192.072
DMOUTWB[34]             NA               NA             0.000       193.306      193.306
DMOUTWB[35]             NA               NA             0.000       191.798      191.798
DMOUTWB[36]             NA               NA             0.000       191.250      191.250
DMOUTWB[37]             NA               NA             0.000       194.426      194.426
DMOUTWB[38]             NA               NA             0.000       193.862      193.862
DMOUTWB[39]             NA               NA             0.000       194.119      194.119
DMOUTWB[40]             NA               NA             0.000       194.652      194.652
DMOUTWB[41]             NA               NA             0.000       194.876      194.876
DMOUTWB[42]             NA               NA             0.000       193.534      193.534
DMOUTWB[43]             NA               NA             0.000       194.105      194.105
DMOUTWB[44]             NA               NA             0.000       192.225      192.225
DMOUTWB[45]             NA               NA             0.000       193.488      193.488
DMOUTWB[46]             NA               NA             0.000       193.337      193.337
DMOUTWB[47]             NA               NA             0.000       193.314      193.314
DMOUTWB[48]             NA               NA             0.000       191.387      191.387
DMOUTWB[49]             NA               NA             0.000       193.250      193.250
DMOUTWB[50]             NA               NA             0.000       192.809      192.809
DMOUTWB[51]             NA               NA             0.000       193.033      193.033
DMOUTWB[52]             NA               NA             0.000       193.203      193.203
DMOUTWB[53]             NA               NA             0.000       190.968      190.968
DMOUTWB[54]             NA               NA             0.000       191.765      191.765
DMOUTWB[55]             NA               NA             0.000       192.027      192.027
DMOUTWB[56]             NA               NA             0.000       192.952      192.952
DMOUTWB[57]             NA               NA             0.000       192.004      192.004
DMOUTWB[58]             NA               NA             0.000       192.723      192.723
DMOUTWB[59]             NA               NA             0.000       188.335      188.335
DMOUTWB[60]             NA               NA             0.000       191.282      191.282
DMOUTWB[61]             NA               NA             0.000       190.603      190.603
DMOUTWB[62]             NA               NA             0.000       190.952      190.952
DMOUTWB[63]             NA               NA             0.000       189.809      189.809
INSTRUCID_0_11[0]       NA               NA             0.000       184.641      184.641
INSTRUCID_0_11[1]       NA               NA             0.000       184.641      184.641
INSTRUCID_0_11[2]       NA               NA             0.000       179.628      179.628
INSTRUCID_0_11[3]       NA               NA             0.000       179.632      179.632
INSTRUCID_0_11[4]       NA               NA             0.000       181.264      181.264
INSTRUCID_0_11[5]       NA               NA             0.000       179.667      179.667
INSTRUCID_0_11[6]       NA               NA             0.000       180.064      180.064
INSTRUCID_0_11[7]       NA               NA             0.000       288.433      288.433
INSTRUCID_0_11[8]       NA               NA             0.000       293.033      293.033
INSTRUCID_0_11[9]       NA               NA             0.000       293.010      293.010
INSTRUCID_0_11[10]      NA               NA             0.000       293.010      293.010
INSTRUCID_0_11[11]      NA               NA             0.000       294.547      294.547
INSTRUCID_15_26[15]     NA               NA             0.000       303.301      303.301
INSTRUCID_15_26[16]     NA               NA             0.000       303.301      303.301
INSTRUCID_15_26[17]     NA               NA             0.000       303.712      303.712
INSTRUCID_15_26[18]     NA               NA             0.000       303.713      303.713
INSTRUCID_15_26[19]     NA               NA             0.000       297.760      297.760
INSTRUCID_15_26[20]     NA               NA             0.000       303.524      303.524
INSTRUCID_15_26[21]     NA               NA             0.000       303.524      303.524
INSTRUCID_15_26[22]     NA               NA             0.000       303.726      303.726
INSTRUCID_15_26[23]     NA               NA             0.000       303.727      303.727
INSTRUCID_15_26[24]     NA               NA             0.000       297.759      297.759
INSTRUCID_15_26[25]     NA               NA             0.000       289.725      289.725
INSTRUCID_15_26[26]     NA               NA             0.000       279.654      279.654
INSTRUCID_28_29[28]     NA               NA             0.000       279.724      279.724
INSTRUCID_28_29[29]     NA               NA             0.000       280.457      280.457
INSTRUCID_31[31]        NA               NA             0.000       167.793      167.793
MEMREADMEM              NA               NA             0.000       107.890      107.890
REGWRITEWB_0            NA               NA             0.000       132.672      132.672
WRITEDATAWB[0]          NA               NA             0.000       193.653      193.653
WRITEDATAWB[1]          NA               NA             0.000       194.141      194.141
WRITEDATAWB[2]          NA               NA             0.000       193.886      193.886
WRITEDATAWB[3]          NA               NA             0.000       188.271      188.271
WRITEDATAWB[4]          NA               NA             0.000       188.669      188.669
WRITEDATAWB[5]          NA               NA             0.000       190.249      190.249
WRITEDATAWB[6]          NA               NA             0.000       188.656      188.656
WRITEDATAWB[7]          NA               NA             0.000       187.169      187.169
WRITEDATAWB[8]          NA               NA             0.000       188.393      188.393
WRITEDATAWB[9]          NA               NA             0.000       187.456      187.456
WRITEDATAWB[10]         NA               NA             0.000       189.289      189.289
WRITEDATAWB[11]         NA               NA             0.000       189.210      189.210
WRITEDATAWB[12]         NA               NA             0.000       189.027      189.027
WRITEDATAWB[13]         NA               NA             0.000       184.937      184.937
WRITEDATAWB[14]         NA               NA             0.000       184.818      184.818
WRITEDATAWB[15]         NA               NA             0.000       184.825      184.825
WRITEDATAWB[16]         NA               NA             0.000       186.910      186.910
WRITEDATAWB[17]         NA               NA             0.000       185.240      185.240
WRITEDATAWB[18]         NA               NA             0.000       183.535      183.535
WRITEDATAWB[19]         NA               NA             0.000       186.220      186.220
WRITEDATAWB[20]         NA               NA             0.000       183.370      183.370
WRITEDATAWB[21]         NA               NA             0.000       183.503      183.503
WRITEDATAWB[22]         NA               NA             0.000       184.097      184.097
WRITEDATAWB[23]         NA               NA             0.000       185.055      185.055
WRITEDATAWB[24]         NA               NA             0.000       186.198      186.198
WRITEDATAWB[25]         NA               NA             0.000       185.005      185.005
WRITEDATAWB[26]         NA               NA             0.000       184.388      184.388
WRITEDATAWB[27]         NA               NA             0.000       186.496      186.496
WRITEDATAWB[28]         NA               NA             0.000       183.644      183.644
WRITEDATAWB[29]         NA               NA             0.000       186.426      186.426
WRITEDATAWB[30]         NA               NA             0.000       185.181      185.181
WRITEDATAWB[31]         NA               NA             0.000       184.926      184.926
WRITEDATAWB[32]         NA               NA             0.000       183.575      183.575
WRITEDATAWB[33]         NA               NA             0.000       188.224      188.224
WRITEDATAWB[34]         NA               NA             0.000       187.369      187.369
WRITEDATAWB[35]         NA               NA             0.000       185.605      185.605
WRITEDATAWB[36]         NA               NA             0.000       186.379      186.379
WRITEDATAWB[37]         NA               NA             0.000       187.941      187.941
WRITEDATAWB[38]         NA               NA             0.000       188.347      188.347
WRITEDATAWB[39]         NA               NA             0.000       189.209      189.209
WRITEDATAWB[40]         NA               NA             0.000       189.167      189.167
WRITEDATAWB[41]         NA               NA             0.000       189.235      189.235
WRITEDATAWB[42]         NA               NA             0.000       188.625      188.625
WRITEDATAWB[43]         NA               NA             0.000       188.783      188.783
WRITEDATAWB[44]         NA               NA             0.000       187.070      187.070
WRITEDATAWB[45]         NA               NA             0.000       188.019      188.019
WRITEDATAWB[46]         NA               NA             0.000       188.008      188.008
WRITEDATAWB[47]         NA               NA             0.000       187.147      187.147
WRITEDATAWB[48]         NA               NA             0.000       186.373      186.373
WRITEDATAWB[49]         NA               NA             0.000       187.182      187.182
WRITEDATAWB[50]         NA               NA             0.000       187.246      187.246
WRITEDATAWB[51]         NA               NA             0.000       187.481      187.481
WRITEDATAWB[52]         NA               NA             0.000       187.428      187.428
WRITEDATAWB[53]         NA               NA             0.000       185.879      185.879
WRITEDATAWB[54]         NA               NA             0.000       186.874      186.874
WRITEDATAWB[55]         NA               NA             0.000       186.229      186.229
WRITEDATAWB[56]         NA               NA             0.000       186.908      186.908
WRITEDATAWB[57]         NA               NA             0.000       186.661      186.661
WRITEDATAWB[58]         NA               NA             0.000       186.539      186.539
WRITEDATAWB[59]         NA               NA             0.000       183.003      183.003
WRITEDATAWB[60]         NA               NA             0.000       185.037      185.037
WRITEDATAWB[61]         NA               NA             0.000       185.372      185.372
WRITEDATAWB[62]         NA               NA             0.000       185.673      185.673
WRITEDATAWB[63]         NA               NA             0.000       184.161      184.161
WRMEM[0]                NA               NA             0.000       117.721      117.721
WRMEM[1]                NA               NA             0.000       117.313      117.313
WRMEM[2]                NA               NA             0.000       120.913      120.913
WRMEM[3]                NA               NA             0.000       120.913      120.913
WRMEM[4]                NA               NA             0.000       111.421      111.421
WRWB[0]                 NA               NA             0.000       217.784      217.784
WRWB[1]                 NA               NA             0.000       218.076      218.076
WRWB[2]                 NA               NA             0.000       218.077      218.077
WRWB[3]                 NA               NA             0.000       217.787      217.787
WRWB[4]                 NA               NA             0.000       208.920      208.920
rst_n                   clk (rising)     6.000          6.000       243.775      237.775
========================================================================================


Output Ports: 

Port                    Starting                                         User                            Arrival     Required            
Name                    Reference                                        Constraint                      Time        Time         Slack  
                        Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------
ADDOUTID_63_0[0]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.091       234.500      232.409
ADDOUTID_63_0[1]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              15.792      258.500      242.708
ADDOUTID_63_0[2]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              18.775      263.000      244.225
ADDOUTID_63_0[3]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.593      263.200      242.607
ADDOUTID_63_0[4]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.596      263.300      242.703
ADDOUTID_63_0[5]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.637      263.900      243.263
ADDOUTID_63_0[6]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.659      264.100      243.441
ADDOUTID_63_0[7]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.656      264.100      243.444
ADDOUTID_63_0[8]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.660      264.100      243.440
ADDOUTID_63_0[9]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              18.871      264.200      245.329
ADDOUTID_63_0[10]       hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.683      264.700      244.017
ADDOUTID_63_0[11]       hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.685      264.700      244.015
ADDOUTID_63_0[12]       hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              20.686      264.700      244.014
ADDOUTID_63_0[13]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.781      263.700      243.919
ADDOUTID_63_0[14]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.970      257.300      237.330
ADDOUTID_63_0[15]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.991      256.600      236.609
ADDOUTID_63_0[16]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.585      257.500      237.915
ADDOUTID_63_0[17]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.628      257.400      237.773
ADDOUTID_63_0[18]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.642      257.600      237.958
ADDOUTID_63_0[19]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.644      257.600      237.956
ADDOUTID_63_0[20]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              19.644      257.600      237.956
ADDOUTID_63_0[21]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.590      256.600      238.010
ADDOUTID_63_0[22]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.616      256.800      238.184
ADDOUTID_63_0[23]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.761      256.200      237.439
ADDOUTID_63_0[24]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.958      255.200      236.242
ADDOUTID_63_0[25]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.032      255.200      236.168
ADDOUTID_63_0[26]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.047      255.400      236.353
ADDOUTID_63_0[27]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.049      255.400      236.351
ADDOUTID_63_0[28]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.957      255.200      236.243
ADDOUTID_63_0[29]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.016      255.200      236.184
ADDOUTID_63_0[30]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.039      255.400      236.361
ADDOUTID_63_0[31]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              17.335      254.700      237.365
ADDOUTID_63_0[32]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              17.340      254.700      237.360
ADDOUTID_63_0[33]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.084      254.800      235.716
ADDOUTID_63_0[34]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.098      255.000      235.902
ADDOUTID_63_0[35]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.100      255.000      235.900
ADDOUTID_63_0[36]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.101      255.000      235.899
ADDOUTID_63_0[37]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.103      255.000      235.897
ADDOUTID_63_0[38]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.123      255.300      236.177
ADDOUTID_63_0[39]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.120      255.200      236.080
ADDOUTID_63_0[40]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              19.124      255.300      236.176
ADDOUTID_63_0[41]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              18.446      255.200      236.754
ADDOUTID_63_0[42]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.614      254.500      236.886
ADDOUTID_63_0[43]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.499      254.300      236.801
ADDOUTID_63_0[44]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.635      254.300      236.665
ADDOUTID_63_0[45]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              16.666      254.200      237.534
ADDOUTID_63_0[46]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              16.585      254.500      237.915
ADDOUTID_63_0[47]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.714      253.900      236.186
ADDOUTID_63_0[48]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.719      254.000      236.281
ADDOUTID_63_0[49]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.761      253.900      236.139
ADDOUTID_63_0[50]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.776      254.100      236.324
ADDOUTID_63_0[51]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.778      254.100      236.322
ADDOUTID_63_0[52]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.778      254.100      236.322
ADDOUTID_63_0[53]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.781      254.100      236.319
ADDOUTID_63_0[54]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              17.801      254.400      236.599
ADDOUTID_63_0[55]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.907      253.400      236.494
ADDOUTID_63_0[56]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.338      253.500      237.162
ADDOUTID_63_0[57]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.439      251.900      235.461
ADDOUTID_63_0[58]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.453      251.800      235.347
ADDOUTID_63_0[59]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              15.997      250.100      234.103
ADDOUTID_63_0[60]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.000      246.000      230.000
ADDOUTID_63_0[61]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.501      250.200      233.699
ADDOUTID_63_0[62]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.523      250.400      233.877
ADDOUTID_63_0[63]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              16.294      249.200      232.906
ADDOUTID_aptn_s[0]      hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     17.808      315.300      297.492
ADDOUTID_aptn_s[62]     hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     18.267      315.300      297.033
ADDOUTID_aptn_s[63]     hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     18.500      315.300      296.800
MEMREADEX               clk (rising)                                     NA                              9.083       99.200       90.117 
N_1                     NA                                               NA                              21.507      189.300      167.793
PCSRCID                 hstdm_rxclk_1200_bank60_block7_div2 (rising)     NA                              23.345      147.900      124.555
WREX[0]                 clk (rising)                                     NA                              8.004       100.700      92.696 
WREX[1]                 clk (rising)                                     NA                              8.646       100.700      92.054 
WREX[2]                 clk (rising)                                     NA                              8.563       100.700      92.137 
WREX[3]                 clk (rising)                                     NA                              8.038       100.700      92.662 
equal                   hstdm_rxclk_1200_bank60_block7_div2 (rising)     0.000(System_FB1_uB rising)     21.715      211.400      189.685
rst_n_aptn_ft           clk (rising)                                     NA                              1.026       247.400      246.374
stall_0                 NA                                               NA                              16.210      124.100      107.890
stall_aptn_s            (no clock) (rising)                              0.000(System_FB1_uB rising)     14.189      208.300      194.111
=========================================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                        Arrival           
Instance                         Reference     Type     Pin     Net              Time        Slack 
                                 Clock                                                             
---------------------------------------------------------------------------------------------------
dut_inst.idex1.regrs2_out[4]     clk           FDC      Q       REGRS2_EX[4]     0.050       58.957
dut_inst.idex1.regrs1_out[4]     clk           FDC      Q       REGRS1_EX[4]     0.050       59.163
dut_inst.idex1.regrs2_out[3]     clk           FDC      Q       REGRS2_EX[3]     0.050       63.328
dut_inst.idex1.regrs1_out[3]     clk           FDC      Q       REGRS1_EX[3]     0.050       63.631
dut_inst.idex1.regrs1_out[0]     clk           FDC      Q       REGRS1_EX[0]     0.050       63.639
dut_inst.idex1.regrs2_out[2]     clk           FDC      Q       REGRS2_EX[2]     0.050       63.664
dut_inst.idex1.regrs1_out[1]     clk           FDC      Q       REGRS1_EX[1]     0.050       63.665
dut_inst.idex1.regrs2_out[1]     clk           FDC      Q       REGRS2_EX[1]     0.050       63.698
dut_inst.idex1.regrs1_out[2]     clk           FDC      Q       REGRS1_EX[2]     0.050       63.751
dut_inst.idex1.regrs2_out[0]     clk           FDC      Q       REGRS2_EX[0]     0.050       63.903
===================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type     Pin     Net                   Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       58.957
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       59.163
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       63.328
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[3]     clk           FD       D       data_to_serdes[3]     67.036       63.631
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       63.639
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[3]     clk           FD       D       data_to_serdes[3]     67.036       63.664
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       63.665
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[2]     clk           FD       D       data_to_serdes[2]     67.036       63.698
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[2]     clk           FD       D       data_to_serdes[2]     67.036       63.751
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       63.903
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      67.000
    - Setup time:                            -0.036
    = Required time:                         67.036

    - Propagation time:                      8.079
    = Slack (non-critical) :                 58.957

    Number of logic level(s):                2
    Starting point:                          dut_inst.idex1.regrs2_out[4] / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[1] / D
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 67.000000 (rise_from [get_clocks -include_generated_clocks clk] to $HstdmTxCol_3)

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
dut_inst.idex1.regrs2_out[4]                                           FDC      Q        Out     0.050     0.050 r     -              (TILE_x323y476)
REGRS2_EX[4]                                                           Net      -        -       7.056     -           1              -              
cpm_snd_HSTDM_4_FB1_B2_D_2.un3_data_in_mux[1]                          LUT2     I0       In      -         7.105 r     -              (TILE_x577y105)
cpm_snd_HSTDM_4_FB1_B2_D_2.un3_data_in_mux[1]                          LUT2     O        Out     0.029     7.135 r     -              (TILE_x577y105)
un3_data_in_mux[1]                                                     Net      -        -       0.915     -           1              -              
cpm_snd_HSTDM_4_FB1_B2_D_2.training_bit_gen_inst.data_to_serdes[1]     LUT4     I3       In      -         8.050 r     -              (TILE_x612y75) 
cpm_snd_HSTDM_4_FB1_B2_D_2.training_bit_gen_inst.data_to_serdes[1]     LUT4     O        Out     0.029     8.079 r     -              (TILE_x612y75) 
data_to_serdes[1]                                                      Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[1]                      FD       D        In      -         8.079 r     -              (TILE_x623y71) 
=====================================================================================================================================================
Total path delay (propagation time + setup) of 8.043 is 0.072(0.9%) logic and 7.971(99.1%) route.


Start clock path:

Instance / Net                               Pin      Pin               Arrival     No. of         Location       
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------
Start Clock :                    clk                                                                              
------------                                                                                                      
clk                              Port        clk      In      -         0.000 r     -              -              
clk                              Net         -        -       0.000     -           1              -              
clk_ibufgds                      IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                      IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                         Net         -        -       0.288     -           1              -              
clk_bufg                         BUFG        I        In      -         0.797 r     -              (TILE_x395y503)
clk_bufg                         BUFG        O        Out     0.101     0.898 r     -              (TILE_x395y503)
clkz                             Net         -        -       0.000     -           236            -              
dut_inst.idex1.regrs2_out[4]     FDC         C        In      -         0.898 r     -              (TILE_x323y476)
==================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       1.622      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          1.622 r     -              (TILE_x647y470)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      1.723 r     -              (TILE_x647y470)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           122            -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          1.723 r     -              (TILE_x609y95) 
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -1.723     0.000 r     -              (TILE_x609y95) 
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.397      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.397 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.498 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           2856           -              
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[1]      FD                               C                    In      -          0.498 r     -              (TILE_x623y71) 
==========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                           Arrival          
Instance                                                               Reference            Type     Pin     Net                          Time        Slack
                                                                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank37.phy_en_delay.dly[1]                           hstdm_refclk_100     FD       Q       phy_en_delay.dly[1]          1.773       8.574
hstdm_clkgen_1200_bank37.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              1.773       8.693
hstdm_clkgen_1200_bank71.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              1.773       8.702
hstdm_clkgen_1200_bank36.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             1.773       8.709
hstdm_clkgen_1200_bank36.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]        hstdm_refclk_100     FD       Q       rst_delay.srl_dly_out        1.773       8.716
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     1.773       8.716
hstdm_clkgen_1200_bank36.phy_en_delay.dly[1]                           hstdm_refclk_100     FD       Q       phy_en_delay.dly[1]          1.773       8.730
hstdm_clkgen_1200_bank60.rst_delay.dly[1]                              hstdm_refclk_100     FD       Q       rst_delay.dly[1]             1.773       8.753
hstdm_clkgen_1200_bank36.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              1.773       8.821
hstdm_clkgen_1200_bank36.rst_delay.out                                 hstdm_refclk_100     FDE      Q       rst_wire                     1.773       8.839
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                   Required          
Instance                                                                       Reference            Type        Pin     Net                                               Time         Slack
                                                                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank37.phy_en_delay.out                                      hstdm_refclk_100     FDE         CE      N_4_mux_i                                         11.693       8.574
hstdm_clkgen_1200_bank71.phy_en_delay.out                                      hstdm_refclk_100     FDE         CE      N_4_mux_i                                         11.693       8.702
hstdm_clkgen_1200_bank36.rst_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                       11.693       8.709
hstdm_clkgen_1200_bank36.phy_en_delay.out                                      hstdm_refclk_100     FDE         CE      N_4_mux_i                                         11.693       8.716
hstdm_clkgen_1200_bank60.rst_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                       11.693       8.753
hstdm_clkgen_1200_bank69.rst_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                       11.693       8.840
hstdm_clkgen_1200_bank36.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     11.737       8.841
hstdm_clkgen_1200_bank71.rst_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                       11.693       8.871
hstdm_clkgen_1200_bank71.phy_en_delay.out                                      hstdm_refclk_100     FDE         D       bs_rst_2                                          11.741       8.899
hstdm_clkgen_1200_bank37.phy_en_delay.out                                      hstdm_refclk_100     FDE         D       bs_rst_2                                          11.741       8.902
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.029
    + Clock delay at ending point:           1.723
    = Required time:                         11.693

    - Propagation time:                      1.396
    - Clock delay at starting point:         1.723
    = Slack (non-critical) :                 8.574

    Number of logic level(s):                2
    Starting point:                          hstdm_clkgen_1200_bank37.phy_en_delay.dly[1] / Q
    Ending point:                            hstdm_clkgen_1200_bank37.phy_en_delay.out / CE
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of         Location       
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank37.phy_en_delay.dly[1]      FD       Q        Out     0.050     1.773 r     -              (TILE_x44y1144)
phy_en_delay.dly[1]                               Net      -        -       0.539     -           1              -              
hstdm_clkgen_1200_bank37.phy_en_delay.un1_dly     LUT2     I1       In      -         2.312 r     -              (TILE_x31y1136)
hstdm_clkgen_1200_bank37.phy_en_delay.un1_dly     LUT2     O        Out     0.029     2.341 r     -              (TILE_x31y1136)
un1_dly_0                                         Net      -        -       0.247     -           1              -              
hstdm_clkgen_1200_bank37.N_4_mux_i                LUT2     I1       In      -         2.588 r     -              (TILE_x27y1143)
hstdm_clkgen_1200_bank37.N_4_mux_i                LUT2     O        Out     0.029     2.617 r     -              (TILE_x27y1143)
N_4_mux_i                                         Net      -        -       0.502     -           1              -              
hstdm_clkgen_1200_bank37.phy_en_delay.out         FDE      CE       In      -         3.119 r     -              (TILE_x41y1147)
================================================================================================================================
Total path delay (propagation time + setup) of 1.426 is 0.137(9.6%) logic and 1.288(90.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                       Pin                  Pin               Arrival     No. of         Location       
Name                                             Type                Name                 Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                     bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                    Net                 -                    -       1.622     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                BUFG                I                    In      -         1.622 r     -              (TILE_x647y470)
sysip_inst.bsa19_system_ip_u_cb_0                BUFG                O                    Out     0.101     1.723 r     -              (TILE_x647y470)
sysip_inst.hstdm_refclk_100                      Net                 -                    -       0.000     -           122            -              
hstdm_clkgen_1200_bank37.phy_en_delay.dly[1]     FD                  C                    In      -         1.723 r     -              (TILE_x44y1144)
======================================================================================================================================================


End clock path:

Instance / Net                                                    Pin                  Pin               Arrival     No. of         Location       
Name                                          Type                Name                 Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                 Net                 -                    -       1.622     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                I                    In      -         1.622 r     -              (TILE_x647y470)
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                O                    Out     0.101     1.723 r     -              (TILE_x647y470)
sysip_inst.hstdm_refclk_100                   Net                 -                    -       0.000     -           122            -              
hstdm_clkgen_1200_bank37.phy_en_delay.out     FDE                 C                    In      -         1.723 r     -              (TILE_x41y1147)
===================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block3_div2
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                Arrival          
Instance                                                Reference                               Type            Pin      Net                    Time        Slack
                                                        Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.452       1.298
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.440       1.304
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.419       1.315
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.419       1.315
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.452       1.478
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.440       1.485
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.419       1.495
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.419       1.495
cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.452       1.505
cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block3_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.440       1.511
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                  Required          
Instance                                                    Reference                               Type     Pin     Net                              Time         Slack
                                                            Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[0]     4.168        1.298
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[1]     4.168        1.478
cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[3]     4.168        1.505
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[3]     4.168        1.526
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[3]     4.168        1.560
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[2]     4.168        1.562
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[0]     4.168        1.563
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[2]     4.168        1.597
cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[0]     4.168        1.644
cpm_rcv_HSTDM_4_FB1_A2_D_3.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank36_block3_div2     FDR      D       rx_core.rdata_all_current[2]     4.168        1.648
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.817
    = Required time:                         4.168

    - Propagation time:                      2.054
    - Clock delay at starting point:         0.817
    = Slack (non-critical) :                 1.298

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[0] / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.452 r     -              (TILE_x35y1095)
rx_core.Q_odata[2]                                                            Net             -        -       0.370     -           4              -              
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]     LUT6            I5       In      -         1.823 r     -              (TILE_x30y1075)
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]     LUT6            O        Out     0.058     1.881 r     -              (TILE_x30y1075)
dataout_3[0]                                                                  Net             -        -       0.989     -           2              -              
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[0]                       FDR             D        In      -         2.870 r     -              (TILE_x71y1051)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 2.035 is 0.676(33.2%) logic and 1.359(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block3                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block3.hstdm_rxclk_in            Net                                     -                  -       1.067      -           1              -              
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.576 r     -              (TILE_x35y1097)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block3_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.576     0.000 r     -              (TILE_x35y1097)
hstdm_clkgen_1200_rx_bank36_block3.fifo_wrclk_out            Net                                     -                  -       0.716      -           2              -              
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.716 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.817 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.bitslice_rx_data          RX_BITSLICE                             FIFO_RD_CLK        In      -          0.817 r     -              (TILE_x35y1095)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block3                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block3.hstdm_rxclk_in            Net                                     -                  -       1.067      -           1              -              
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.576 r     -              (TILE_x35y1097)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block3_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.576     0.000 r     -              (TILE_x35y1097)
hstdm_clkgen_1200_rx_bank36_block3.fifo_wrclk_out            Net                                     -                  -       0.716      -           2              -              
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.716 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.817 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.data_out.data_out[0]      FDR                                     C                  In      -          0.817 r     -              (TILE_x71y1051)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block3_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_3.bitslip_reset[3]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[3]     1.368       2.052
hstdm_trainer_3.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       Q       train_pulse_out          1.248       2.409
hstdm_trainer_3.bitslip_reset[2]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[2]     1.100       2.473
hstdm_trainer_3.bitslip_reset[1]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[1]     1.288       2.544
hstdm_trainer_3.bitslip_pulse[2]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[2]     0.813       3.067
hstdm_trainer_3.bitslip_reset[0]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[0]     0.769       3.185
hstdm_trainer_3.bitslip_pulse[0]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[0]     0.664       3.199
hstdm_trainer_3.bitslip_pulse[1]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[1]     0.654       3.203
hstdm_trainer_3.pause_cnt[11]                         hstdm_rxclk_1200_bank36_block3_div4     FDCE     Q       pause_cnt[11]            1.392       3.225
hstdm_trainer_3.bitslip_pulse[3]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[3]     0.668       3.229
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_D_2.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block3_div4     FDS      D       bitslip_reset_in                                       4.168        2.052
cpm_rcv_HSTDM_4_FB1_A2_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         4.168        2.409
cpm_rcv_HSTDM_4_FB1_A2_D_3.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block3_div4     FDS      D       bitslip_reset_in                                       4.168        2.473
cpm_rcv_HSTDM_4_FB1_A2_C_0.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block3_div4     FDS      D       bitslip_reset_in                                       4.168        2.544
cpm_rcv_HSTDM_4_FB1_A2_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         4.168        2.627
cpm_rcv_HSTDM_4_FB1_A2_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         4.168        2.662
cpm_rcv_HSTDM_4_FB1_A2_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         4.168        2.662
cpm_rcv_HSTDM_4_FB1_A2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.186        3.067
cpm_rcv_HSTDM_4_FB1_A2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       bitslip_pulse_in                                       4.168        3.151
cpm_rcv_HSTDM_4_FB1_A2_C_1.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block3_div4     FDS      D       bitslip_reset_in                                       4.168        3.185
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.817
    = Required time:                         4.168

    - Propagation time:                      0.797
    - Clock delay at starting point:         1.318
    = Slack (non-critical) :                 2.052

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_3.bitslip_reset[3] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A2_D_2.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block3_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of         Location       
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_3.bitslip_reset[3]                   FDC      Q        Out     0.050     1.368 r     -              (TILE_x48y1070)
bitslip_reset_out[3]                               Net      -        -       0.748     -           1              -              
cpm_rcv_HSTDM_4_FB1_A2_D_2.bitslip_reset_local     FDS      D        In      -         2.115 r     -              (TILE_x25y1062)
=================================================================================================================================
Total path delay (propagation time + setup) of 0.779 is 0.032(4.1%) logic and 0.748(95.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block3                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block3.hstdm_rxclk_in            Net                                     -                  -       1.067      -           1              -              
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.576 r     -              (TILE_x35y1097)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block3_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.576     0.000 r     -              (TILE_x35y1097)
hstdm_clkgen_1200_rx_bank36_block3.fifo_wrclk_out            Net                                     -                  -       1.141      -           2              -              
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          1.141 r     -              (TILE_x1y1062) 
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block3_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -1.141     0.000 r     -              (TILE_x1y1062) 
hstdm_clkgen_1200_rx_bank36_block3.rxclkdiv4                 Net                                     -                  -       1.318      -           347            -              
hstdm_trainer_3.bitslip_reset[3]                             FDC                                     C                  In      -          1.318 r     -              (TILE_x48y1070)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block3                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block3.hstdm_rxclk_in            Net                                     -                  -       1.067      -           1              -              
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.576 r     -              (TILE_x35y1097)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block3_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block3.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.576     0.000 r     -              (TILE_x35y1097)
hstdm_clkgen_1200_rx_bank36_block3.fifo_wrclk_out            Net                                     -                  -       0.716      -           2              -              
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.716 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.817 r     -              (TILE_x32y1061)
hstdm_clkgen_1200_rx_bank36_block3.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A2_D_2.bitslip_reset_local               FDS                                     C                  In      -          0.817 r     -              (TILE_x25y1062)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank37_block4_div2
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                Arrival          
Instance                                                Reference                               Type            Pin      Net                    Time        Slack
                                                        Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.101       1.288
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.089       1.295
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.067       1.305
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.067       1.305
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.101       1.375
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.089       1.382
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.067       1.392
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.067       1.392
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.101       1.598
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank37_block4_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.089       1.605
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                  Required          
Instance                                                    Reference                               Type     Pin     Net                              Time         Slack
                                                            Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[1]     3.817        1.288
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[1]     3.817        1.375
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[2]     3.817        1.537
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[0]     3.817        1.598
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[3]     3.817        1.637
cpm_rcv_HSTDM_4_FB1_A3_D_2.data_to_decoder[1]               hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[1]            3.817        1.641
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[3]     3.817        1.731
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[3]     3.817        1.749
cpm_rcv_HSTDM_4_FB1_A3_C_0.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[2]     3.817        1.773
cpm_rcv_HSTDM_4_FB1_A3_C_0.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      D       rx_core.rdata_all_current[0]     3.817        1.777
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.466
    = Required time:                         3.817

    - Propagation time:                      2.063
    - Clock delay at starting point:         0.466
    = Slack (non-critical) :                 1.288

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.data_out.data_out[1] / D
    The start point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.101 r     -              (TILE_x40y1143)
rx_core.Q_odata[2]                                                            Net             -        -       0.500     -           4              -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            I5       In      -         1.602 r     -              (TILE_x51y1146)
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            O        Out     0.058     1.660 r     -              (TILE_x51y1146)
dataout_3[1]                                                                  Net             -        -       0.869     -           2              -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.data_out.data_out[1]                       FDR             D        In      -         2.529 r     -              (TILE_x80y1110)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 2.045 is 0.676(33.1%) logic and 1.369(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank37_block4                                                                                          
------------                                                                                                                                                                         
pin_D45                                                      Port                                    pin_D45            In      -          0.000 r     -              -              
pin_D45                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_D45                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1129) 
ibufds_pin_D45                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1129) 
hstdm_clkgen_1200_rx_bank37_block4.hstdm_rxclk_in            Net                                     -                  -       1.106      -           1              -              
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.614 r     -              (TILE_x40y1142)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank37_block4_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.614     0.000 r     -              (TILE_x40y1142)
hstdm_clkgen_1200_rx_bank37_block4.fifo_wrclk_out            Net                                     -                  -       0.364      -           2              -              
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.364 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.466 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.bitslice_rx_data          RX_BITSLICE                             FIFO_RD_CLK        In      -          0.466 r     -              (TILE_x40y1143)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank37_block4                                                                                          
------------                                                                                                                                                                         
pin_D45                                                      Port                                    pin_D45            In      -          0.000 r     -              -              
pin_D45                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_D45                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1129) 
ibufds_pin_D45                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1129) 
hstdm_clkgen_1200_rx_bank37_block4.hstdm_rxclk_in            Net                                     -                  -       1.106      -           1              -              
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.614 r     -              (TILE_x40y1142)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank37_block4_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.614     0.000 r     -              (TILE_x40y1142)
hstdm_clkgen_1200_rx_bank37_block4.fifo_wrclk_out            Net                                     -                  -       0.364      -           2              -              
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.364 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.466 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.data_out.data_out[1]      FDR                                     C                  In      -          0.466 r     -              (TILE_x80y1110)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank37_block4_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_4.bitslip_reset[3]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[3]     1.581       1.623
hstdm_trainer_4.bitslip_reset[2]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[2]     1.586       1.625
hstdm_trainer_4.bitslip_pulse[2]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[2]     1.408       1.859
hstdm_trainer_4.bitslip_reset[1]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[1]     1.581       1.934
hstdm_trainer_4.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       Q       train_pulse_out          1.359       2.165
hstdm_trainer_4.bitslip_pulse[1]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[1]     1.127       2.179
hstdm_trainer_4.bitslip_pulse[0]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[0]     1.364       2.200
hstdm_trainer_4.bitslip_pulse[3]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[3]     1.326       2.230
hstdm_trainer_4.bitslip_reset[0]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[0]     0.864       2.617
hstdm_trainer_4.pause_cnt[14]                         hstdm_rxclk_1200_bank37_block4_div4     FDCE     Q       pause_cnt[14]            1.350       3.280
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_2.bitslip_reset_local                               hstdm_rxclk_1200_bank37_block4_div4     FDS      D       bitslip_reset_in                                       3.817        1.623
cpm_rcv_HSTDM_4_FB1_A3_D_3.bitslip_reset_local                               hstdm_rxclk_1200_bank37_block4_div4     FDS      D       bitslip_reset_in                                       3.817        1.625
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.835        1.859
cpm_rcv_HSTDM_4_FB1_A3_C_0.bitslip_reset_local                               hstdm_rxclk_1200_bank37_block4_div4     FDS      D       bitslip_reset_in                                       3.817        1.934
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       bitslip_pulse_in                                       3.817        2.152
cpm_rcv_HSTDM_4_FB1_A3_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.817        2.165
cpm_rcv_HSTDM_4_FB1_A3_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.835        2.179
cpm_rcv_HSTDM_4_FB1_A3_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.817        2.189
cpm_rcv_HSTDM_4_FB1_A3_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.817        2.200
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       bitslip_pulse_in                                       3.817        2.200
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.466
    = Required time:                         3.817

    - Propagation time:                      0.663
    - Clock delay at starting point:         1.531
    = Slack (non-critical) :                 1.623

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_4.bitslip_reset[3] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A3_D_2.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank37_block4_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of         Location       
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_4.bitslip_reset[3]                   FDC      Q        Out     0.050     1.581 r     -              (TILE_x60y1151)
bitslip_reset_out[3]                               Net      -        -       0.613     -           1              -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.bitslip_reset_local     FDS      D        In      -         2.194 r     -              (TILE_x46y1140)
=================================================================================================================================
Total path delay (propagation time + setup) of 0.645 is 0.032(4.9%) logic and 0.613(95.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank37_block4                                                                                          
------------                                                                                                                                                                         
pin_D45                                                      Port                                    pin_D45            In      -          0.000 r     -              -              
pin_D45                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_D45                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1129) 
ibufds_pin_D45                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1129) 
hstdm_clkgen_1200_rx_bank37_block4.hstdm_rxclk_in            Net                                     -                  -       1.106      -           1              -              
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.614 r     -              (TILE_x40y1142)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank37_block4_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.614     0.000 r     -              (TILE_x40y1142)
hstdm_clkgen_1200_rx_bank37_block4.fifo_wrclk_out            Net                                     -                  -       1.050      -           2              -              
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          1.050 r     -              (TILE_x1y1147) 
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank37_block4_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -1.050     0.000 r     -              (TILE_x1y1147) 
hstdm_clkgen_1200_rx_bank37_block4.rxclkdiv4                 Net                                     -                  -       1.531      -           347            -              
hstdm_trainer_4.bitslip_reset[3]                             FDC                                     C                  In      -          1.531 r     -              (TILE_x60y1151)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank37_block4                                                                                          
------------                                                                                                                                                                         
pin_D45                                                      Port                                    pin_D45            In      -          0.000 r     -              -              
pin_D45                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_D45                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1129) 
ibufds_pin_D45                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1129) 
hstdm_clkgen_1200_rx_bank37_block4.hstdm_rxclk_in            Net                                     -                  -       1.106      -           1              -              
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.614 r     -              (TILE_x40y1142)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank37_block4_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank37_block4.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.614     0.000 r     -              (TILE_x40y1142)
hstdm_clkgen_1200_rx_bank37_block4.fifo_wrclk_out            Net                                     -                  -       0.364      -           2              -              
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.364 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.466 r     -              (TILE_x30y1148)
hstdm_clkgen_1200_rx_bank37_block4.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A3_D_2.bitslip_reset_local               FDS                                     C                  In      -          0.466 r     -              (TILE_x46y1140)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank38_block5_div2
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                Arrival          
Instance                                                Reference                               Type            Pin      Net                    Time        Slack
                                                        Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.459       1.582
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.446       1.589
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.425       1.599
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.425       1.599
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.459       1.602
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.446       1.608
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.425       1.619
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.425       1.619
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.459       1.639
cpm_rcv_HSTDM_4_FB1_A4_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank38_block5_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.459       1.640
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                  Required          
Instance                                                    Reference                               Type     Pin     Net                              Time         Slack
                                                            Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[3]     4.175        1.582
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[2]     4.175        1.602
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[2]     4.175        1.639
cpm_rcv_HSTDM_4_FB1_A4_D_3.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[2]     4.175        1.640
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[0]     4.175        1.652
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[3]     4.175        1.654
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[0]     4.175        1.657
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[1]     4.175        1.687
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[2]     4.175        1.741
cpm_rcv_HSTDM_4_FB1_A4_D_3.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank38_block5_div2     FDR      D       rx_core.rdata_all_current[3]     4.175        1.747
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.823
    = Required time:                         4.175

    - Propagation time:                      1.769
    - Clock delay at starting point:         0.823
    = Slack (non-critical) :                 1.582

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[3] / D
    The start point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.459 r     -              (TILE_x30y1176)
rx_core.Q_odata[2]                                                            Net             -        -       0.308     -           4              -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            I5       In      -         1.768 r     -              (TILE_x30y1195)
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            O        Out     0.058     1.826 r     -              (TILE_x30y1195)
dataout_3[3]                                                                  Net             -        -       0.766     -           2              -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[3]                       FDR             D        In      -         2.592 r     -              (TILE_x54y1161)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 1.751 is 0.676(38.6%) logic and 1.075(61.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank38_block5                                                                                          
------------                                                                                                                                                                         
pin_N44                                                      Port                                    pin_N44            In      -          0.000 r     -              -              
pin_N44                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_N44                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1190) 
ibufds_pin_N44                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1190) 
hstdm_clkgen_1200_rx_bank38_block5.hstdm_rxclk_in            Net                                     -                  -       0.886      -           1              -              
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.395 r     -              (TILE_x30y1174)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank38_block5_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.395     0.000 r     -              (TILE_x30y1174)
hstdm_clkgen_1200_rx_bank38_block5.fifo_wrclk_out            Net                                     -                  -       0.722      -           2              -              
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.722 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.823 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.bitslice_rx_data          RX_BITSLICE                             FIFO_RD_CLK        In      -          0.823 r     -              (TILE_x30y1176)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank38_block5                                                                                          
------------                                                                                                                                                                         
pin_N44                                                      Port                                    pin_N44            In      -          0.000 r     -              -              
pin_N44                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_N44                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1190) 
ibufds_pin_N44                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1190) 
hstdm_clkgen_1200_rx_bank38_block5.hstdm_rxclk_in            Net                                     -                  -       0.886      -           1              -              
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.395 r     -              (TILE_x30y1174)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank38_block5_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.395     0.000 r     -              (TILE_x30y1174)
hstdm_clkgen_1200_rx_bank38_block5.fifo_wrclk_out            Net                                     -                  -       0.722      -           2              -              
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.722 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.823 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.data_out.data_out[3]      FDR                                     C                  In      -          0.823 r     -              (TILE_x54y1161)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank38_block5_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_5.bitslip_reset[1]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[1]     1.149       2.466
hstdm_trainer_5.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       Q       train_pulse_out          1.105       2.567
hstdm_trainer_5.bitslip_pulse[0]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[0]     1.130       2.790
hstdm_trainer_5.bitslip_pulse[1]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[1]     1.105       2.812
hstdm_trainer_5.bitslip_pulse[3]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[3]     0.873       3.002
hstdm_trainer_5.bitslip_reset[2]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[2]     0.853       3.058
hstdm_trainer_5.bitslip_pulse[2]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[2]     0.810       3.140
hstdm_trainer_5.bitslip_reset[3]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[3]     0.778       3.177
hstdm_trainer_5.bitslip_reset[0]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[0]     0.746       3.178
hstdm_trainer_5.pause_cnt[3]                          hstdm_rxclk_1200_bank38_block5_div4     FDCE     Q       pause_cnt[3]             1.155       3.682
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_C_0.bitslip_reset_local                               hstdm_rxclk_1200_bank38_block5_div4     FDS      D       bitslip_reset_in                                       4.175        2.466
cpm_rcv_HSTDM_4_FB1_A4_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         4.175        2.567
cpm_rcv_HSTDM_4_FB1_A4_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         4.175        2.600
cpm_rcv_HSTDM_4_FB1_A4_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         4.175        2.790
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       bitslip_pulse_in                                       4.175        2.790
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       bitslip_pulse_in                                       4.175        2.812
cpm_rcv_HSTDM_4_FB1_A4_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         4.175        2.812
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.193        2.850
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.193        2.873
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       bitslip_pulse_in                                       4.175        3.002
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.823
    = Required time:                         4.175

    - Propagation time:                      0.609
    - Clock delay at starting point:         1.099
    = Slack (non-critical) :                 2.466

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_5.bitslip_reset[1] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A4_C_0.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank38_block5_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of         Location       
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_5.bitslip_reset[1]                   FDC      Q        Out     0.050     1.149 r     -              (TILE_x40y1203)
bitslip_reset_out[1]                               Net      -        -       0.559     -           1              -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.bitslip_reset_local     FDS      D        In      -         1.708 r     -              (TILE_x24y1207)
=================================================================================================================================
Total path delay (propagation time + setup) of 0.591 is 0.032(5.4%) logic and 0.559(94.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank38_block5                                                                                          
------------                                                                                                                                                                         
pin_N44                                                      Port                                    pin_N44            In      -          0.000 r     -              -              
pin_N44                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_N44                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1190) 
ibufds_pin_N44                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1190) 
hstdm_clkgen_1200_rx_bank38_block5.hstdm_rxclk_in            Net                                     -                  -       0.886      -           1              -              
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.395 r     -              (TILE_x30y1174)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank38_block5_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.395     0.000 r     -              (TILE_x30y1174)
hstdm_clkgen_1200_rx_bank38_block5.fifo_wrclk_out            Net                                     -                  -       0.948      -           2              -              
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.948 r     -              (TILE_x1y1217) 
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank38_block5_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.948     0.000 r     -              (TILE_x1y1217) 
hstdm_clkgen_1200_rx_bank38_block5.rxclkdiv4                 Net                                     -                  -       1.099      -           347            -              
hstdm_trainer_5.bitslip_reset[1]                             FDC                                     C                  In      -          1.099 r     -              (TILE_x40y1203)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank38_block5                                                                                          
------------                                                                                                                                                                         
pin_N44                                                      Port                                    pin_N44            In      -          0.000 r     -              -              
pin_N44                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_N44                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1190) 
ibufds_pin_N44                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1190) 
hstdm_clkgen_1200_rx_bank38_block5.hstdm_rxclk_in            Net                                     -                  -       0.886      -           1              -              
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.395 r     -              (TILE_x30y1174)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank38_block5_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank38_block5.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.395     0.000 r     -              (TILE_x30y1174)
hstdm_clkgen_1200_rx_bank38_block5.fifo_wrclk_out            Net                                     -                  -       0.722      -           2              -              
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.722 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.823 r     -              (TILE_x25y1210)
hstdm_clkgen_1200_rx_bank38_block5.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_A4_C_0.bitslip_reset_local               FDS                                     C                  In      -          0.823 r     -              (TILE_x24y1207)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank60_block7_div2
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                 Arrival          
Instance                                                         Reference                               Type            Pin      Net                     Time        Slack
                                                                 Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.018       1.068
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.005       1.075
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      0.984       1.085
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      0.984       1.085
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.018       1.409
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.005       1.415
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      0.984       1.426
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank60_block7_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      0.984       1.426
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.XiPhy_Bitslip.position[0]     hstdm_rxclk_1200_bank60_block7_div2     FD              Q        bitslip_to_demux[0]     0.432       1.439
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.XiPhy_Bitslip.position[1]     hstdm_rxclk_1200_bank60_block7_div2     FD              Q        bitslip_to_demux[1]     0.432       1.673
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                  Required          
Instance                                                                     Reference                               Type     Pin     Net                                              Time         Slack
                                                                             Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[1]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[1]                     3.734        1.068
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.data_out.data_out[1]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[1]                     3.734        1.409
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[3]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[3]                     3.734        1.428
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.data_out.data_out[2]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[2]                     3.734        1.519
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[2]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[2]                     3.734        1.694
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[0]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[0]                     3.734        1.731
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.data_out.data_out[3]                      hstdm_rxclk_1200_bank60_block7_div2     FDR      D       rx_core.rdata_all_current[3]                     3.734        1.743
cpm_rcv_HSTDM_4_FB1_B2_A_1.data_to_decoder[1]                                hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[1]                            3.734        1.884
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_bit_pattern_rebuild.BASE4\.rdatan[0]     hstdm_rxclk_1200_bank60_block7_div2     FDE      CE      training_bit_pattern_rebuild.BASE4\.switch_i     3.686        2.050
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_bit_pattern_rebuild.BASE4\.rdatan[0]     hstdm_rxclk_1200_bank60_block7_div2     FDE      CE      training_bit_pattern_rebuild.BASE4\.switch_i     3.686        2.050
=========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.382
    = Required time:                         3.734

    - Propagation time:                      2.283
    - Clock delay at starting point:         0.382
    = Slack (non-critical) :                 1.068

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[1] / D
    The start point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.018 r     -              (TILE_x607y75) 
rx_core.Q_odata[2]                                                            Net             -        -       0.303     -           4              -              
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            I5       In      -         1.321 r     -              (TILE_x615y73) 
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            O        Out     0.058     1.379 r     -              (TILE_x615y73) 
dataout_3[1]                                                                  Net             -        -       1.286     -           2              -              
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[1]                       FDR             D        In      -         2.665 r     -              (TILE_x565y109)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 2.265 is 0.676(29.9%) logic and 1.589(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location      
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank60_block7                                                                                         
------------                                                                                                                                                                        
pin_BN16                                                     Port                                    pin_BN16           In      -          0.000 r     -              -             
pin_BN16                                                     Net                                     -                  -       0.000      -           1              -             
ibufds_pin_BN16                                              IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y92)
ibufds_pin_BN16                                              IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y92)
hstdm_clkgen_1200_rx_bank60_block7.hstdm_rxclk_in            Net                                     -                  -       1.338      -           1              -             
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.847 r     -              (TILE_x607y75)
---------------                                                                                                                                                                     
Derived Clock :                                              hstdm_rxclk_1200_bank60_block7_div2                                                                                    
---------------                                                                                                                                                                     
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.847     0.000 r     -              (TILE_x607y75)
hstdm_clkgen_1200_rx_bank60_block7.fifo_wrclk_out            Net                                     -                  -       0.281      -           2              -             
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.281 r     -              (TILE_x608y71)
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.382 r     -              (TILE_x608y71)
hstdm_clkgen_1200_rx_bank60_block7.fifo_rd_clk               Net                                     -                  -       0.000      -           128            -             
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.bitslice_rx_data          RX_BITSLICE                             FIFO_RD_CLK        In      -          0.382 r     -              (TILE_x607y75)
====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank60_block7                                                                                          
------------                                                                                                                                                                         
pin_BN16                                                     Port                                    pin_BN16           In      -          0.000 r     -              -              
pin_BN16                                                     Net                                     -                  -       0.000      -           1              -              
ibufds_pin_BN16                                              IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y92) 
ibufds_pin_BN16                                              IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y92) 
hstdm_clkgen_1200_rx_bank60_block7.hstdm_rxclk_in            Net                                     -                  -       1.338      -           1              -              
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.847 r     -              (TILE_x607y75) 
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank60_block7_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.847     0.000 r     -              (TILE_x607y75) 
hstdm_clkgen_1200_rx_bank60_block7.fifo_wrclk_out            Net                                     -                  -       0.281      -           2              -              
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.281 r     -              (TILE_x608y71) 
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.382 r     -              (TILE_x608y71) 
hstdm_clkgen_1200_rx_bank60_block7.fifo_rd_clk               Net                                     -                  -       0.000      -           128            -              
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.data_out.data_out[1]      FDR                                     C                  In      -          0.382 r     -              (TILE_x565y109)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank60_block7_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_7.bitslip_pulse[1]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_pulse_out[1]     0.890       2.379
hstdm_trainer_7.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       Q       train_pulse_out          0.843       2.427
hstdm_trainer_7.bitslip_reset[1]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_reset_out[1]     0.695       2.753
hstdm_trainer_7.bitslip_reset[0]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_reset_out[0]     0.702       2.817
hstdm_trainer_7.bitslip_pulse[0]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_pulse_out[0]     0.677       2.848
hstdm_trainer_7.pause_cnt[15]                         hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[15]            0.812       3.318
hstdm_trainer_7.pause_cnt[7]                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[7]             0.873       3.322
hstdm_trainer_7.pause_cnt[3]                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[3]             0.868       3.344
hstdm_trainer_7.pause_cnt[13]                         hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[13]            0.838       3.381
hstdm_trainer_7.pause_cnt[9]                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[9]             0.594       3.387
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       bitslip_pulse_in                                       3.734        2.379
cpm_rcv_HSTDM_4_FB1_B2_A_1.train_pulse_local                                 hstdm_rxclk_1200_bank60_block7_div4     FD       D       train_pulse_in                                         3.734        2.427
cpm_rcv_HSTDM_4_FB1_B2_A_0.train_pulse_local                                 hstdm_rxclk_1200_bank60_block7_div4     FD       D       train_pulse_in                                         3.734        2.603
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.752        2.646
cpm_rcv_HSTDM_4_FB1_B2_A_0.bitslip_reset_local                               hstdm_rxclk_1200_bank60_block7_div4     FDS      D       bitslip_reset_in                                       3.734        2.753
cpm_rcv_HSTDM_4_FB1_B2_A_1.bitslip_reset_local                               hstdm_rxclk_1200_bank60_block7_div4     FDS      D       bitslip_reset_in                                       3.734        2.817
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       bitslip_pulse_in                                       3.734        2.848
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.752        2.849
hstdm_trainer_7.data_stable_cnt[64]                                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     D       data_stable_cnt_s[64]                                  7.019        3.318
hstdm_trainer_7.data_stable_cnt[29]                                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     D       data_stable_cnt_s[29]                                  6.934        3.342
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.382
    = Required time:                         3.734

    - Propagation time:                      0.514
    - Clock delay at starting point:         0.840
    = Slack (non-critical) :                 2.379

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_7.bitslip_pulse[1] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ / D
    The start point is clocked by            hstdm_rxclk_1200_bank60_block7_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of         Location      
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)                   
----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_7.bitslip_pulse[1]                                             FDC      Q        Out     0.050     0.890 r     -              (TILE_x601y72)
bitslip_pulse_out[1]                                                         Net      -        -       0.464     -           2              -             
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     FD       D        In      -         1.354 r     -              (TILE_x612y75)
==========================================================================================================================================================
Total path delay (propagation time + setup) of 0.496 is 0.032(6.4%) logic and 0.464(93.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location      
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank60_block7                                                                                         
------------                                                                                                                                                                        
pin_BN16                                                     Port                                    pin_BN16           In      -          0.000 r     -              -             
pin_BN16                                                     Net                                     -                  -       0.000      -           1              -             
ibufds_pin_BN16                                              IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y92)
ibufds_pin_BN16                                              IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y92)
hstdm_clkgen_1200_rx_bank60_block7.hstdm_rxclk_in            Net                                     -                  -       1.338      -           1              -             
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.847 r     -              (TILE_x607y75)
---------------                                                                                                                                                                     
Derived Clock :                                              hstdm_rxclk_1200_bank60_block7_div2                                                                                    
---------------                                                                                                                                                                     
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.847     0.000 r     -              (TILE_x607y75)
hstdm_clkgen_1200_rx_bank60_block7.fifo_wrclk_out            Net                                     -                  -       0.812      -           2              -             
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.812 r     -              (TILE_x632y65)
---------------                                                                                                                                                                     
Derived Clock :                                              hstdm_rxclk_1200_bank60_block7_div4                                                                                    
---------------                                                                                                                                                                     
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.812     0.000 r     -              (TILE_x632y65)
hstdm_clkgen_1200_rx_bank60_block7.rxclkdiv4                 Net                                     -                  -       0.840      -           314            -             
hstdm_trainer_7.bitslip_pulse[1]                             FDC                                     C                  In      -          0.840 r     -              (TILE_x601y72)
====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                                       Pin                Pin                Arrival     No. of         Location      
Name                                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                                hstdm_rxclk_1200_bank60_block7                                                                                         
------------                                                                                                                                                                                        
pin_BN16                                                                     Port                                    pin_BN16           In      -          0.000 r     -              -             
pin_BN16                                                                     Net                                     -                  -       0.000      -           1              -             
ibufds_pin_BN16                                                              IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y92)
ibufds_pin_BN16                                                              IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y92)
hstdm_clkgen_1200_rx_bank60_block7.hstdm_rxclk_in                            Net                                     -                  -       1.338      -           1              -             
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock                         RX_BITSLICE                             DATAIN             In      -          1.847 r     -              (TILE_x607y75)
---------------                                                                                                                                                                                     
Derived Clock :                                                              hstdm_rxclk_1200_bank60_block7_div2                                                                                    
---------------                                                                                                                                                                                     
hstdm_clkgen_1200_rx_bank60_block7.bitslice_rx_clock                         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.847     0.000 r     -              (TILE_x607y75)
hstdm_clkgen_1200_rx_bank60_block7.fifo_wrclk_out                            Net                                     -                  -       0.281      -           2              -             
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg                     BUFGCE                                  I                  In      -          0.281 r     -              (TILE_x608y71)
hstdm_clkgen_1200_rx_bank60_block7.BASE4\.rxclkdiv2_bufg                     BUFGCE                                  O                  Out     0.101      0.382 r     -              (TILE_x608y71)
hstdm_clkgen_1200_rx_bank60_block7.fifo_rd_clk                               Net                                     -                  -       0.000      -           128            -             
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     FD                                      C                  In      -          0.382 r     -              (TILE_x612y75)
====================================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block1_div2
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                                 Arrival          
Instance                                                           Reference                               Type            Pin      Net                     Time        Slack
                                                                   Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.458       0.878
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.445       0.884
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      1.424       0.895
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      1.424       0.895
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.458       1.033
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.445       1.039
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      1.424       1.050
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank69_block1_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      1.424       1.050
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.XiPhy_Bitslip.position[0]     hstdm_rxclk_1200_bank69_block1_div2     FD              Q        bitslip_to_demux[0]     0.872       1.479
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.XiPhy_Bitslip.position[1]     hstdm_rxclk_1200_bank69_block1_div2     FD              Q        bitslip_to_demux[1]     0.872       1.486
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                  Required          
Instance                                                      Reference                               Type     Pin     Net                              Time         Slack
                                                              Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[1]     4.173        0.878
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[0]     4.173        0.958
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[3]     4.173        1.033
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[2]     4.173        1.040
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[0]     4.173        1.075
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[1]     4.173        1.266
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[2]     4.173        1.507
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank69_block1_div2     FDR      D       rx_core.rdata_all_current[3]     4.173        1.609
cpm_rcv_HSTDM_4_FB1_AI1_P_18.data_to_decoder[2]               hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[2]            4.173        1.682
cpm_rcv_HSTDM_4_FB1_AI1_N_18.data_to_decoder[0]               hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[0]            4.173        1.780
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.822
    = Required time:                         4.173

    - Propagation time:                      2.474
    - Clock delay at starting point:         0.822
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[1] / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                            Type            Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.458 r     -              (TILE_x617y666)
rx_core.Q_odata[2]                                                              Net             -        -       0.397     -           4              -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            I5       In      -         1.855 r     -              (TILE_x620y638)
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            O        Out     0.058     1.913 r     -              (TILE_x620y638)
dataout_3[1]                                                                    Net             -        -       1.383     -           2              -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[1]                       FDR             D        In      -         3.295 r     -              (TILE_x562y631)
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 2.456 is 0.676(27.5%) logic and 1.779(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank69_block1                                                                                          
------------                                                                                                                                                                         
pin_F34                                                      Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block1.hstdm_rxclk_in            Net                                     -                  -       1.433      -           1              -              
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.942 r     -              (TILE_x617y670)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block1_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.942     0.000 r     -              (TILE_x617y670)
hstdm_clkgen_1200_rx_bank69_block1.fifo_wrclk_out            Net                                     -                  -       0.721      -           2              -              
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.721 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.822 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.fifo_rd_clk               Net                                     -                  -       0.000      -           128            -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.bitslice_rx_data        RX_BITSLICE                             FIFO_RD_CLK        In      -          0.822 r     -              (TILE_x617y666)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank69_block1                                                                                          
------------                                                                                                                                                                          
pin_F34                                                       Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                       Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                                IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                                IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block1.hstdm_rxclk_in             Net                                     -                  -       1.433      -           1              -              
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock          RX_BITSLICE                             DATAIN             In      -          1.942 r     -              (TILE_x617y670)
---------------                                                                                                                                                                       
Derived Clock :                                               hstdm_rxclk_1200_bank69_block1_div2                                                                                     
---------------                                                                                                                                                                       
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock          RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.942     0.000 r     -              (TILE_x617y670)
hstdm_clkgen_1200_rx_bank69_block1.fifo_wrclk_out             Net                                     -                  -       0.721      -           2              -              
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg      BUFGCE                                  I                  In      -          0.721 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg      BUFGCE                                  O                  Out     0.101      0.822 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.fifo_rd_clk                Net                                     -                  -       0.000      -           128            -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.data_out.data_out[1]     FDR                                     C                  In      -          0.822 r     -              (TILE_x562y631)
======================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block1_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_1.bitslip_pulse[0]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_pulse_out[0]     0.707       2.956
hstdm_trainer_1.bitslip_reset[0]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_reset_out[0]     0.704       2.966
hstdm_trainer_1.bitslip_reset[1]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_reset_out[1]     0.925       3.028
hstdm_trainer_1.bitslip_pulse[1]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_pulse_out[1]     0.779       3.040
hstdm_trainer_1.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       Q       train_pulse_out          0.401       3.221
hstdm_trainer_1.pause_cnt[4]                          hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       pause_cnt[4]             0.907       3.403
hstdm_trainer_1.pause_cnt[9]                          hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       pause_cnt[9]             0.939       3.608
hstdm_trainer_1.pause_cnt[10]                         hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       pause_cnt[10]            0.939       3.608
hstdm_trainer_1.pause_cnt[3]                          hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       pause_cnt[3]             0.910       3.725
hstdm_trainer_1.idelay_last[3]                        hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       idelay_last[3]           0.872       3.778
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                                        Required          
Instance                                                                       Reference                               Type     Pin     Net                                                    Time         Slack
                                                                               Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       bitslip_pulse_in                                       4.173        2.956
cpm_rcv_HSTDM_4_FB1_AI1_N_18.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block1_div4     FDS      D       bitslip_reset_in                                       4.173        2.966
cpm_rcv_HSTDM_4_FB1_AI1_P_18.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block1_div4     FDS      D       bitslip_reset_in                                       4.173        3.028
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.191        3.040
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.191        3.187
cpm_rcv_HSTDM_4_FB1_AI1_P_18.train_pulse_local                                 hstdm_rxclk_1200_bank69_block1_div4     FD       D       train_pulse_in                                         4.173        3.221
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       bitslip_pulse_in                                       4.173        3.268
hstdm_trainer_1.data_stable_cnt[50]                                            hstdm_rxclk_1200_bank69_block1_div4     FDCE     D       data_stable_cnt_s[50]                                  7.093        3.403
hstdm_trainer_1.data_stable_cnt[42]                                            hstdm_rxclk_1200_bank69_block1_div4     FDCE     D       data_stable_cnt_s[42]                                  7.105        3.405
hstdm_trainer_1.data_stable_cnt[47]                                            hstdm_rxclk_1200_bank69_block1_div4     FDCE     D       data_stable_cnt_s[47]                                  7.071        3.433
=================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.822
    = Required time:                         4.173

    - Propagation time:                      0.560
    - Clock delay at starting point:         0.657
    = Slack (non-critical) :                 2.956

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_1.bitslip_pulse[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block1_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                          Pin      Pin               Arrival     No. of         Location       
Name                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_1.bitslip_pulse[0]                                               FDC      Q        Out     0.050     0.707 r     -              (TILE_x623y626)
bitslip_pulse_out[0]                                                           Net      -        -       0.510     -           2              -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     FD       D        In      -         1.217 r     -              (TILE_x612y631)
=============================================================================================================================================================
Total path delay (propagation time + setup) of 0.542 is 0.032(5.9%) logic and 0.510(94.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank69_block1                                                                                          
------------                                                                                                                                                                         
pin_F34                                                      Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block1.hstdm_rxclk_in            Net                                     -                  -       1.433      -           1              -              
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.942 r     -              (TILE_x617y670)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block1_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.942     0.000 r     -              (TILE_x617y670)
hstdm_clkgen_1200_rx_bank69_block1.fifo_wrclk_out            Net                                     -                  -       0.948      -           2              -              
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.948 r     -              (TILE_x637y611)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block1_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.948     0.000 r     -              (TILE_x637y611)
hstdm_clkgen_1200_rx_bank69_block1.rxclkdiv4                 Net                                     -                  -       0.657      -           314            -              
hstdm_trainer_1.bitslip_pulse[0]                             FDC                                     C                  In      -          0.657 r     -              (TILE_x623y626)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                                         Pin                Pin                Arrival     No. of         Location       
Name                                                                           Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                                  hstdm_rxclk_1200_bank69_block1                                                                                          
------------                                                                                                                                                                                           
pin_F34                                                                        Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                                        Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                                                 IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                                                 IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block1.hstdm_rxclk_in                              Net                                     -                  -       1.433      -           1              -              
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock                           RX_BITSLICE                             DATAIN             In      -          1.942 r     -              (TILE_x617y670)
---------------                                                                                                                                                                                        
Derived Clock :                                                                hstdm_rxclk_1200_bank69_block1_div2                                                                                     
---------------                                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank69_block1.bitslice_rx_clock                           RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.942     0.000 r     -              (TILE_x617y670)
hstdm_clkgen_1200_rx_bank69_block1.fifo_wrclk_out                              Net                                     -                  -       0.721      -           2              -              
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg                       BUFGCE                                  I                  In      -          0.721 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.BASE4\.rxclkdiv2_bufg                       BUFGCE                                  O                  Out     0.101      0.822 r     -              (TILE_x617y622)
hstdm_clkgen_1200_rx_bank69_block1.fifo_rd_clk                                 Net                                     -                  -       0.000      -           128            -              
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     FD                                      C                  In      -          0.822 r     -              (TILE_x612y631)
=======================================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block2_div2
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                 Arrival          
Instance                                                          Reference                               Type            Pin      Net                     Time        Slack
                                                                  Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.371       0.919
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.358       0.926
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      1.337       0.936
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      1.337       0.936
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.371       1.104
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]      1.358       1.110
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]      1.337       1.121
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]      1.337       1.121
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.XiPhy_Bitslip.position[0]     hstdm_rxclk_1200_bank71_block2_div2     FD              Q        bitslip_to_demux[0]     0.784       1.297
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.bitslice_rx_data              hstdm_rxclk_1200_bank71_block2_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]      1.371       1.322
============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                  Required          
Instance                                                     Reference                               Type     Pin     Net                              Time         Slack
                                                             Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[3]     4.086        0.919
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[3]     4.086        1.104
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[0]     4.086        1.322
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[2]     4.086        1.396
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[3]     4.086        1.427
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[2]     4.086        1.494
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[0]     4.086        1.496
cpm_rcv_HSTDM_4_FB1_BI3_N_7.data_to_decoder[3]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[3]            4.086        1.548
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[2]     4.086        1.559
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank71_block2_div2     FDR      D       rx_core.rdata_all_current[1]     4.086        1.575
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.735
    = Required time:                         4.086

    - Propagation time:                      2.432
    - Clock delay at starting point:         0.735
    = Slack (non-critical) :                 0.919

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.data_out.data_out[3] / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                 Pin      Pin               Arrival     No. of         Location       
Name                                                                           Type            Name     Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.371 r     -              (TILE_x619y737)
rx_core.Q_odata[2]                                                             Net             -        -       0.359     -           4              -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            I5       In      -         1.730 r     -              (TILE_x621y757)
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            O        Out     0.058     1.788 r     -              (TILE_x621y757)
dataout_3[3]                                                                   Net             -        -       1.379     -           2              -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.data_out.data_out[3]                       FDR             D        In      -         3.167 r     -              (TILE_x565y744)
====================================================================================================================================================================
Total path delay (propagation time + setup) of 2.414 is 0.676(28.0%) logic and 1.738(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block2                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block2.hstdm_rxclk_in            Net                                     -                  -       1.513      -           1              -              
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          2.022 r     -              (TILE_x619y735)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block2_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -2.022     0.000 r     -              (TILE_x619y735)
hstdm_clkgen_1200_rx_bank71_block2.fifo_wrclk_out            Net                                     -                  -       0.634      -           2              -              
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.634 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.735 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.fifo_rd_clk               Net                                     -                  -       0.000      -           253            -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.bitslice_rx_data         RX_BITSLICE                             FIFO_RD_CLK        In      -          0.735 r     -              (TILE_x619y737)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block2                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block2.hstdm_rxclk_in            Net                                     -                  -       1.513      -           1              -              
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          2.022 r     -              (TILE_x619y735)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block2_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -2.022     0.000 r     -              (TILE_x619y735)
hstdm_clkgen_1200_rx_bank71_block2.fifo_wrclk_out            Net                                     -                  -       0.634      -           2              -              
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.634 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.735 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.fifo_rd_clk               Net                                     -                  -       0.000      -           253            -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.data_out.data_out[3]     FDR                                     C                  In      -          0.735 r     -              (TILE_x565y744)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block2_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_2.bitslip_reset[1]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[1]     1.028       2.317
hstdm_trainer_2.bitslip_pulse[0]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[0]     0.817       2.724
hstdm_trainer_2.bitslip_pulse[2]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[2]     1.023       2.800
hstdm_trainer_2.bitslip_reset[2]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[2]     0.818       2.804
hstdm_trainer_2.bitslip_pulse[3]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[3]     0.782       2.995
hstdm_trainer_2.bitslip_pulse[1]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[1]     0.747       3.050
hstdm_trainer_2.bitslip_reset[0]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[0]     0.381       3.379
hstdm_trainer_2.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       Q       train_pulse_out          0.383       3.403
hstdm_trainer_2.bitslip_reset[3]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[3]     0.324       3.459
hstdm_trainer_2.pause_cnt[9]                          hstdm_rxclk_1200_bank71_block2_div4     FDCE     Q       pause_cnt[9]             0.808       3.500
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                                        Required          
Instance                                                                      Reference                               Type     Pin     Net                                                    Time         Slack
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block2_div4     FDS      D       bitslip_reset_in                                       4.086        2.317
cpm_rcv_HSTDM_4_FB1_BI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.104        2.724
cpm_rcv_HSTDM_4_FB1_BI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       4.086        2.758
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       4.086        2.800
cpm_rcv_HSTDM_4_FB1_BI3_N_7.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block2_div4     FDS      D       bitslip_reset_in                                       4.086        2.804
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.104        2.807
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       4.086        2.995
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.104        3.050
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       4.086        3.088
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.104        3.119
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.735
    = Required time:                         4.086

    - Propagation time:                      0.791
    - Clock delay at starting point:         0.978
    = Slack (non-critical) :                 2.317

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_2.bitslip_reset[1] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_BI3_P_8.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block2_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of         Location       
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_2.bitslip_reset[1]                    FDC      Q        Out     0.050     1.028 r     -              (TILE_x602y763)
bitslip_reset_out[1]                                Net      -        -       0.741     -           1              -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.bitslip_reset_local     FDS      D        In      -         1.769 r     -              (TILE_x624y772)
==================================================================================================================================
Total path delay (propagation time + setup) of 0.773 is 0.032(4.1%) logic and 0.741(95.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block2                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block2.hstdm_rxclk_in            Net                                     -                  -       1.513      -           1              -              
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          2.022 r     -              (TILE_x619y735)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block2_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -2.022     0.000 r     -              (TILE_x619y735)
hstdm_clkgen_1200_rx_bank71_block2.fifo_wrclk_out            Net                                     -                  -       0.691      -           2              -              
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.691 r     -              (TILE_x638y762)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block2_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.691     0.000 r     -              (TILE_x638y762)
hstdm_clkgen_1200_rx_bank71_block2.rxclkdiv4                 Net                                     -                  -       0.978      -           347            -              
hstdm_trainer_2.bitslip_reset[1]                             FDC                                     C                  In      -          0.978 r     -              (TILE_x602y763)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block2                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block2.hstdm_rxclk_in            Net                                     -                  -       1.513      -           1              -              
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          2.022 r     -              (TILE_x619y735)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block2_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block2.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -2.022     0.000 r     -              (TILE_x619y735)
hstdm_clkgen_1200_rx_bank71_block2.fifo_wrclk_out            Net                                     -                  -       0.634      -           2              -              
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.634 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.735 r     -              (TILE_x615y764)
hstdm_clkgen_1200_rx_bank71_block2.fifo_rd_clk               Net                                     -                  -       0.000      -           253            -              
cpm_rcv_HSTDM_4_FB1_BI3_P_8.bitslip_reset_local              FDS                                     C                  In      -          0.735 r     -              (TILE_x624y772)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank60_div2
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                             Arrival          
Instance                                       Reference                        Type     Pin     Net                Time        Slack
                                               Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_B_9.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       0.887
cpm_snd_HSTDM_4_FB1_B2_A_5.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.022
cpm_snd_HSTDM_4_FB1_B2_C_5.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.024
cpm_snd_HSTDM_4_FB1_B2_D_2.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.035
cpm_snd_HSTDM_4_FB1_B2_C_10.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.252
cpm_snd_HSTDM_4_FB1_B2_B_3.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.272
cpm_snd_HSTDM_4_FB1_B2_D_7.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.304
cpm_snd_HSTDM_4_FB1_B2_A_3.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.353
cpm_snd_HSTDM_4_FB1_B2_A_11.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.386
cpm_snd_HSTDM_4_FB1_B2_C_11.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.547       1.407
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[1]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.867        0.887
cpm_snd_HSTDM_4_FB1_B2_A_5.tx_core.FF\.data_in[2]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.867        1.022
cpm_snd_HSTDM_4_FB1_B2_C_5.tx_core.FF\.data_in[1]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.867        1.024
cpm_snd_HSTDM_4_FB1_B2_A_5.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.867        1.034
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[3]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     3.867        1.035
cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[2]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.867        1.129
cpm_snd_HSTDM_4_FB1_B2_C_10.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.867        1.252
cpm_snd_HSTDM_4_FB1_B2_B_3.tx_core.FF\.data_in[1]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.867        1.272
cpm_snd_HSTDM_4_FB1_B2_D_7.tx_core.FF\.data_in[3]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     3.867        1.304
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[2]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.867        1.351
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.498
    = Required time:                         3.867

    - Propagation time:                      2.482
    - Clock delay at starting point:         0.498
    = Slack (non-critical) :                 0.887

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_B2_B_9.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[1] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location      
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                   
----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_B_9.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.547 r     -              (TILE_x614y83)
txctrl_sync[1]                                                         Net      -        -       1.210     -           4              -             
cpm_snd_HSTDM_4_FB1_B2_B_9.un3_data_in_mux[1]                          LUT2     I1       In      -         1.758 r     -              (TILE_x570y96)
cpm_snd_HSTDM_4_FB1_B2_B_9.un3_data_in_mux[1]                          LUT2     O        Out     0.047     1.805 r     -              (TILE_x570y96)
un3_data_in_mux[1]                                                     Net      -        -       1.146     -           1              -             
cpm_snd_HSTDM_4_FB1_B2_B_9.training_bit_gen_inst.data_to_serdes[1]     LUT4     I3       In      -         2.951 r     -              (TILE_x624y79)
cpm_snd_HSTDM_4_FB1_B2_B_9.training_bit_gen_inst.data_to_serdes[1]     LUT4     O        Out     0.029     2.980 r     -              (TILE_x624y79)
data_to_serdes[1]                                                      Net      -        -       0.000     -           1              -             
cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[1]                      FD       D        In      -         2.980 r     -              (TILE_x614y83)
====================================================================================================================================================
Total path delay (propagation time + setup) of 2.446 is 0.090(3.7%) logic and 2.356(96.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       1.622      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          1.622 r     -              (TILE_x647y470)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      1.723 r     -              (TILE_x647y470)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           122            -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          1.723 r     -              (TILE_x609y95) 
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -1.723     0.000 r     -              (TILE_x609y95) 
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.397      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.397 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.498 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           2856           -              
cpm_snd_HSTDM_4_FB1_B2_B_9.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.498 r     -              (TILE_x614y83) 
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       1.622      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          1.622 r     -              (TILE_x647y470)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      1.723 r     -              (TILE_x647y470)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           122            -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          1.723 r     -              (TILE_x609y95) 
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -1.723     0.000 r     -              (TILE_x609y95) 
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.397      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.397 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.498 r     -              (TILE_x619y79) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           2856           -              
cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[1]      FD                               C                    In      -          0.498 r     -              (TILE_x614y83) 
==========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                Arrival          
Instance                                                          Reference     Type     Pin     Net                                                      Time        Slack
                                                                  Clock                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]           umr2_clk      FDR      Q       hstdm_cmd_script_ack                                     2.413       0.380
pipelineReg_hstdm_training_monitor_2_infopipe_data_out_0[1]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_2_infopipe_data_out_0[1]     2.413       0.402
pipelineReg_hstdm_training_monitor_2_infopipe_data_out_0[3]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_2_infopipe_data_out_0[3]     2.413       0.619
hstdm_training_monitor_5.infopipe_rcv_inst.infopipe_empty_out     umr2_clk      FDR      Q       infopipe_empty_out                                       2.413       0.857
pipelineReg_hstdm_training_monitor_2_infopipe_data_out_0[2]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_2_infopipe_data_out_0[2]     2.413       0.873
pipelineReg_hstdm_training_monitor_2_infopipe_data_out_0[0]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_2_infopipe_data_out_0[0]     2.413       1.009
pipelineReg_hstdm_training_monitor_3_infopipe_data_out_2[2]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_3_infopipe_data_out_2[2]     2.413       3.804
pipelineReg_hstdm_training_monitor_3_infopipe_data_out_2[3]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_3_infopipe_data_out_2[3]     2.413       4.104
pipelineReg_hstdm_training_monitor_3_infopipe_data_out_2[0]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_3_infopipe_data_out_2[0]     2.413       4.528
pipelineReg_hstdm_training_monitor_3_infopipe_data_out_2[1]       umr2_clk      FD       Q       pipe_hstdm_training_monitor_3_infopipe_data_out_2[1]     2.413       4.532
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                       Required          
Instance                                                                         Reference     Type     Pin     Net                                             Time         Slack
                                                                                 Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1                                        umr2_clk      FD       D       hstdm_cmd_script_ack                            3.591        0.380
hstdm_training_monitor_5.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[1]                             12.382       0.402
hstdm_training_monitor_5.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[3]                             12.382       0.619
pipelineReg_hstdm_training_monitor_5_infopipe_empty_out                          umr2_clk      FD       D       hstdm_training_monitor_5_infopipe_empty_out     12.382       0.857
hstdm_training_monitor_5.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[2]                             12.382       0.873
hstdm_training_monitor_5.infopipe_rcv_inst.BIT\[0\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[0]                             12.382       1.009
hstdm_training_monitor_7.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[2]                             12.382       3.804
hstdm_training_monitor_7.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[3]                             12.382       4.104
hstdm_training_monitor_7.infopipe_rcv_inst.BIT\[0\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[0]                             12.382       4.528
hstdm_training_monitor_7.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[1]                             12.382       4.532
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.573
    = Required time:                         3.591

    - Propagation time:                      0.847
    - Clock delay at starting point:         2.364
    = Slack (critical) :                     0.380

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of         Location       
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR      Q        Out     0.050     2.413 r     -              (TILE_x603y388)
hstdm_cmd_script_ack                                        Net      -        -       0.797     -           3              -              
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         3.210 r     -              (TILE_x574y396)
==========================================================================================================================================
Total path delay (propagation time + setup) of 0.829 is 0.032(3.8%) logic and 0.797(96.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                       Net                 -            -       2.263     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                             BUFG                I            In      -         2.263 r     -              (TILE_x627y431)
sysip_inst.bsa19_system_ip_u_cb                             BUFG                O            Out     0.101     2.364 r     -              (TILE_x627y431)
sysip_inst.umr2_clk                                         Net                 -            -       0.000     -           1726           -              
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR                 C            In      -         2.364 r     -              (TILE_x603y388)
=========================================================================================================================================================


End clock path:

Instance / Net                                                    Pin          Pin               Arrival     No. of         Location       
Name                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                         Net                 -            -       1.472     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1             BUFG                I            In      -         1.472 r     -              (TILE_x654y448)
sysip_inst.bsa19_system_ip_u_cb_1             BUFG                O            Out     0.101     1.573 r     -              (TILE_x654y448)
sysip_inst.umr3_clk                           Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_cmd_script_ack_ff1     FD                  C            In      -         1.573 r     -              (TILE_x574y396)
===========================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                     Arrival          
Instance                                                    Reference     Type     Pin     Net                           Time        Slack
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[15]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[15]     1.622       1.811
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]      1.622       1.956
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[4]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[4]      1.622       2.102
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[10]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[10]     1.622       2.119
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]      1.622       2.148
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[16]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[16]     1.622       2.153
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[7]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[7]      1.622       2.181
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]      1.622       2.185
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[11]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[11]     1.622       2.202
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[13]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[13]     1.622       2.208
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                Required          
Instance                                                Reference     Type     Pin     Net                                      Time         Slack
                                                        Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_out[15]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[15]     4.400        1.811
hstdm_controller.infopipe_arbiter_inst.data_out[5]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]      4.400        1.956
hstdm_controller.infopipe_arbiter_inst.data_out[4]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[4]      4.400        2.102
hstdm_controller.infopipe_arbiter_inst.data_out[10]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[10]     4.400        2.119
hstdm_controller.infopipe_arbiter_inst.data_out[2]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]      4.400        2.148
hstdm_controller.infopipe_arbiter_inst.data_out[16]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[16]     4.400        2.153
hstdm_controller.infopipe_arbiter_inst.data_out[7]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[7]      4.400        2.181
hstdm_controller.infopipe_arbiter_inst.data_out[0]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]      4.400        2.185
hstdm_controller.infopipe_arbiter_inst.data_out[11]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[11]     4.400        2.202
hstdm_controller.infopipe_arbiter_inst.data_out[13]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[13]     4.400        2.208
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           2.364
    = Required time:                         4.400

    - Propagation time:                      1.016
    - Clock delay at starting point:         1.573
    = Slack (non-critical) :                 1.811

    Number of logic level(s):                1
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_data_out_1[15] / Q
    Ending point:                            hstdm_controller.infopipe_arbiter_inst.data_out[15] / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of         Location       
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[15]     FDRE     Q        Out     0.050     1.622 r     -              (TILE_x581y382)
hstdm_cmd_script_data[15]                                   Net      -        -       0.900     -           1              -              
hstdm_controller.infopipe_arbiter_inst.data_out_4[15]       LUT3     I2       In      -         2.522 r     -              (TILE_x614y386)
hstdm_controller.infopipe_arbiter_inst.data_out_4[15]       LUT3     O        Out     0.066     2.588 r     -              (TILE_x614y386)
infopipe_arbiter_inst.data_out_4[15]                        Net      -        -       0.000     -           1              -              
hstdm_controller.infopipe_arbiter_inst.data_out[15]         FDRE     D        In      -         2.588 r     -              (TILE_x613y390)
==========================================================================================================================================
Total path delay (propagation time + setup) of 0.980 is 0.080(8.2%) logic and 0.900(91.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                                       Net                 -            -       1.472     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                I            In      -         1.472 r     -              (TILE_x654y448)
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                O            Out     0.101     1.573 r     -              (TILE_x654y448)
sysip_inst.umr3_clk                                         Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[15]     FDRE                C            In      -         1.573 r     -              (TILE_x581y382)
=========================================================================================================================================================


End clock path:

Instance / Net                                                              Pin          Pin               Arrival     No. of         Location       
Name                                                    Type                Name         Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                            bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                   Net                 -            -       2.263     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                         BUFG                I            In      -         2.263 r     -              (TILE_x627y431)
sysip_inst.bsa19_system_ip_u_cb                         BUFG                O            Out     0.101     2.364 r     -              (TILE_x627y431)
sysip_inst.umr2_clk                                     Net                 -            -       0.000     -           1726           -              
hstdm_controller.infopipe_arbiter_inst.data_out[15]     FDRE                C            In      -         2.364 r     -              (TILE_x613y390)
=====================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       5.678
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       5.683
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       5.683
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[14]     hstdm_system_capim_interface_mem_data_out[14]      0.000       5.782
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[7]      hstdm_system_capim_interface_mem_data_out[7]       0.000       5.868
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[15]     hstdm_system_capim_interface_mem_data_out[15]      0.000       5.883
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[12]     hstdm_system_capim_interface_mem_data_out[12]      0.000       5.889
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[5]      hstdm_system_capim_interface_mem_data_out[5]       0.000       5.895
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[24]     hstdm_system_capim_interface_mem_data_out[24]      0.000       5.897
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[2]      hstdm_system_capim_interface_mem_data_out[2]       0.000       5.901
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                               Required          
Instance                                           Reference     Type     Pin     Net                                     Time         Slack
                                                   Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
hstdm_memory.memory_core.rd_addr_to_memory[24]     System        FDE      D       memory_core.rd_addr_to_memory_s[24]     9.591        5.678
hstdm_memory.memory_core.rd_addr_to_memory[20]     System        FDE      D       memory_core.rd_addr_to_memory_s[20]     9.591        5.713
hstdm_memory.memory_core.rd_addr_to_memory[21]     System        FDE      D       memory_core.rd_addr_to_memory_s[21]     9.591        5.721
hstdm_memory.memory_core.rd_addr_to_memory[10]     System        FDE      D       memory_core.rd_addr_to_memory_s[10]     9.591        5.721
hstdm_memory.memory_core.rd_addr_to_memory[14]     System        FDE      D       memory_core.rd_addr_to_memory_s[14]     9.591        5.742
hstdm_memory.memory_core.rd_addr_to_memory[12]     System        FDE      D       memory_core.rd_addr_to_memory_s[12]     9.591        5.754
hstdm_memory.memory_core.rd_addr_to_memory[23]     System        FDE      D       memory_core.rd_addr_to_memory_s[23]     9.591        5.763
hstdm_memory.memory_core.rd_addr_to_memory[15]     System        FDE      D       memory_core.rd_addr_to_memory_s[15]     9.591        5.772
hstdm_memory.memory_core.rd_addr_to_memory[19]     System        FDE      D       memory_core.rd_addr_to_memory_s[19]     9.591        5.775
hstdm_memory.memory_core.rd_addr_to_memory[11]     System        FDE      D       memory_core.rd_addr_to_memory_s[11]     9.591        5.779
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.573
    = Required time:                         9.591

    - Propagation time:                      3.913
    = Slack (non-critical) :                 5.678

    Number of logic level(s):                5
    Starting point:                          sysip_inst.bsa19_system_ip_u / umr3_reset
    Ending point:                            hstdm_memory.memory_core.rd_addr_to_memory[24] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                             Pin            Pin               Arrival     No. of         Location       
Name                                                   Type                Name           Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr3_reset     Out     0.000     0.000 r     -              (TILE_x704y488)
umr3_reset                                             Net                 -              -       2.669     -           95             -              
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                I2             In      -         2.669 r     -              (TILE_x605y406)
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                O              Out     0.061     2.730 f     -              (TILE_x605y406)
memory_core.rd_addr_to_memory                          Net                 -              -       0.245     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              S[0]           In      -         2.975 f     -              (TILE_x610y404)
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              CO[7]          Out     0.130     3.106 r     -              (TILE_x610y404)
memory_core.rd_addr_to_memory_cry[6]                   Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CI             In      -         3.106 r     -              (TILE_x605y403)
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CO[7]          Out     0.037     3.142 r     -              (TILE_x605y403)
memory_core.rd_addr_to_memory_cry[14]                  Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              CI             In      -         3.142 r     -              (TILE_x616y400)
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              CO[7]          Out     0.037     3.179 r     -              (TILE_x616y400)
memory_core.rd_addr_to_memory_cry[22]                  Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[26]     CARRY8              CI             In      -         3.179 r     -              (TILE_x605y400)
hstdm_memory.memory_core.rd_addr_to_memory_cry[26]     CARRY8              O[1]           Out     0.079     3.257 r     -              (TILE_x605y400)
memory_core.rd_addr_to_memory_s[24]                    Net                 -              -       0.655     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory[24]         FDE                 D              In      -         3.913 r     -              (TILE_x587y386)
======================================================================================================================================================
Total path delay (propagation time + setup) of 3.895 is 0.325(8.3%) logic and 3.570(91.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                                         Pin          Pin               Arrival     No. of         Location       
Name                                               Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                       bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                              Net                 -            -       1.472     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                  BUFG                I            In      -         1.472 r     -              (TILE_x654y448)
sysip_inst.bsa19_system_ip_u_cb_1                  BUFG                O            Out     0.101     1.573 r     -              (TILE_x654y448)
sysip_inst.umr3_clk                                Net                 -            -       0.000     -           436            -              
hstdm_memory.memory_core.rd_addr_to_memory[24]     FDE                 C            In      -         1.573 r     -              (TILE_x587y386)
================================================================================================================================================




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                   Arrival            
Instance            Reference     Type     Pin               Net               Time        Slack  
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
MEMREADMEM          NA            Port     MEMREADMEM        MEMREADMEM        0.000       107.890
WRMEM[4:0]          NA            Port     WRMEM[4]          WRMEM[4]          0.000       111.421
WRMEM[4:0]          NA            Port     WRMEM[1]          WRMEM[1]          0.000       117.313
WRMEM[4:0]          NA            Port     WRMEM[0]          WRMEM[0]          0.000       117.721
WRMEM[4:0]          NA            Port     WRMEM[2]          WRMEM[2]          0.000       120.913
WRMEM[4:0]          NA            Port     WRMEM[3]          WRMEM[3]          0.000       120.913
REGWRITEWB_0        NA            Port     REGWRITEWB_0      REGWRITEWB_0      0.000       132.672
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[6]      ALUOUTMEM[6]      0.000       145.955
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[10]     ALUOUTMEM[10]     0.000       146.582
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[9]      ALUOUTMEM[9]      0.000       146.613
==================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                      Required            
Instance                                 Reference     Type         Pin         Net                    Time         Slack  
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
stall_0                                  NA            Port         stall_0     stall_0                124.100      107.890
PCSRCID                                  NA            Port         PCSRCID     PCSRCID                144.700      128.270
dut_inst.registers1.Registers_I_45       NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      132.672
dut_inst.registers1.Registers_1_I_45     NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      132.675
dut_inst.registers1.Registers_1_I_16     NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      132.691
dut_inst.registers1.Registers_I_16       NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      132.730
dut_inst.registers1.Registers_1_I_2      NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      132.931
dut_inst.registers1.Registers_1_I_25     NA            RAM32M16     WE          un1_RegWriteEnable     141.890      133.043
dut_inst.registers1.Registers_I_25       NA            RAM32M16     WE          un1_RegWriteEnable     141.890      133.043
dut_inst.registers1.Registers_I_2        NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      133.122
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      124.100
    = Required time:                         124.100

    - Propagation time:                      16.210
    = Slack (non-critical) :                 107.890

    Number of logic level(s):                3
    Starting point:                          MEMREADMEM / MEMREADMEM
    Ending point:                            stall_0 / stall_0
    The start point is clocked by            NA
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 124.099998 (from p:MEMREADMEM to p:stall_0)

Instance / Net                          Pin            Pin               Arrival      No. of         Location       
Name                           Type     Name           Dir     Delay     Time         Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------
MEMREADMEM                     Port     MEMREADMEM     In      0.000     0.000 r      -              -              
MEMREADMEM                     Net      -              -       0.000     -            1              -              
MEMREADMEM_ibuf                IBUF     I              In      -         0.000 r      -              (TILE_x0y1098) 
MEMREADMEM_ibuf                IBUF     O              Out     0.790     0.790 r      -              (TILE_x0y1098) 
MEMREADMEM_c                   Net      -              -       6.920     -            3              -              
dut_inst.hazard1.stall_0_0     LUT4     I3             In      -         7.710 r      -              (TILE_x148y498)
dut_inst.hazard1.stall_0_0     LUT4     O              Out     0.075     7.785 r      -              (TILE_x148y498)
stall                          Net      -              -       7.398     -            2              -              
stall_0_obuf                   OBUF     I              In      -         15.184 r     -              (TILE_x0y1068) 
stall_0_obuf                   OBUF     O              Out     1.026     16.210 r     -              (TILE_x0y1068) 
stall_0                        Net      -              -       0.000     -            1              -              
stall_0                        Port     stall_0        Out     -         16.210 r     -              -              
====================================================================================================================
Total path delay (propagation time + setup) of 16.210 is 1.891(11.7%) logic and 14.319(88.3%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:05m:44s; CPU Time elapsed 0h:05m:39s; Memory used current: 1845MB peak: 1845MB)


Finished timing report (Real Time elapsed 0h:05m:44s; CPU Time elapsed 0h:05m:39s; Memory used current: 1845MB peak: 1845MB)

---------------------------------------
Resource Usage Report for FB1_uB 

Mapping to part: xcvu19p-fsva3824-1-e
Cell usage:
RAM32X1D       16 uses
BITSLICE_CONTROL  14 uses
BUFGCE_DIV      6 uses
CARRY8          222 uses
FD              4057 uses
FDC             762 uses
FDCE            1190 uses
FDE             601 uses
FDP             60 uses
FDR             633 uses
FDRE            1124 uses
FDS             43 uses
FDSE            6 uses
GND             109 uses
PLLE3_ADV       6 uses
RAM32M16        8 uses
RAMB18E2        2 uses
RXTX_BITSLICE   43 uses
RX_BITSLICE     26 uses
USR_ACCESSE2    1 use
VCC             66 uses
bsa19_system_ip  1 use
LUT1            132 uses
LUT2            1306 uses
LUT3            672 uses
LUT4            944 uses
LUT5            996 uses
LUT6            1610 uses
CFGLUT5         33 uses

I/O ports: 666
I/O primitives: 598
IBUF           255 uses
IBUFDS         6 uses
IBUFGDS        1 use
OBUF           335 uses
OBUFDS         1 use

BUFG           4 uses
BUFGCE         7 uses
SRL primitives:
SRL16E         80 uses
SRLC32E        33 uses

I/O Register bits:                  1
Register bits not including I/Os:   8475 of 8171520 (0%)

RAM/ROM usage summary
Dual Port Rams (RAM32X1D): 16
Occupied Block RAM sites (RAMB36) : 1 of 2160 (0%)


Global Clock Buffers: 11 of 320 (3%)

Total load per clock:
   clk: 1
   ufpga_lock_clk_o: 33
   umr2_clk: 1726
   umr3_clk: 436
   hstdm_refclk_100: 122
   hstdm_rxclk_1200_bank69_block1: 1
   hstdm_rxclk_1200_bank71_block2: 1
   hstdm_rxclk_1200_bank36_block3: 1
   hstdm_rxclk_1200_bank37_block4: 1
   hstdm_rxclk_1200_bank38_block5: 1
   hstdm_rxclk_1200_bank60_block7: 1
   hstdm_txclk_1200_bank71_clkoutphy: 1
   hstdm_txclk_1200_bank36_clkoutphy: 1
   hstdm_txclk_1200_bank37_clkoutphy: 1
   hstdm_txclk_1200_bank38_clkoutphy: 1
   hstdm_txclk_1200_bank60_clkoutphy: 1
   hstdm_txclk_1200_bank60_div2: 1
   hstdm_txclk_1200_bank69_clkoutphy: 1
   hstdm_rxclk_1200_bank69_block1_div2: 1
   hstdm_rxclk_1200_bank71_block2_div2: 1
   hstdm_rxclk_1200_bank36_block3_div2: 1
   hstdm_rxclk_1200_bank37_block4_div2: 1
   hstdm_rxclk_1200_bank38_block5_div2: 1
   hstdm_rxclk_1200_bank60_block7_div2: 1
   hstdm_rxclk_1200_bank69_block1_div4: 1
   hstdm_rxclk_1200_bank71_block2_div4: 1
   hstdm_rxclk_1200_bank36_block3_div4: 1
   hstdm_rxclk_1200_bank37_block4_div4: 1
   hstdm_rxclk_1200_bank38_block5_div4: 1
   hstdm_rxclk_1200_bank60_block7_div4: 1

@S |Mapping Summary:
Total  LUTs: 5866 (0%)

Distribution of All Consumed LUTs = SRL + RAM + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6 + CFGLUT5- SOFT_HLUTNM/2 
Distribution of All Consumed Luts 5866 = 113 + 96 + 132 + 1306 + 672 + 944 + 996 + 1610 + 33- 72/2 


 Number of unique control sets:              119


Start HSTDM placement (Real Time elapsed 0h:06m:17s; CPU Time elapsed 0h:06m:11s; Memory used current: 1845MB peak: 1845MB)


Finished HSTDM placement (Real Time elapsed 0h:28m:45s; CPU Time elapsed 0h:44m:14s; Memory used current: 1845MB peak: 1845MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:28m:47s; CPU Time elapsed 0h:44m:15s; Memory used current: 1845MB peak: 1845MB)

Process took 0h:28m:47s realtime, 0h:44m:15s cputime
# Sun Apr  9 23:15:06 2023

###########################################################]
