Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e928d5556ab45a6b4cedf0e116f13af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot range_reduction_tb2_behav xil_defaultlib.range_reduction_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_pkg.sv" Line 17. Module lampFPU_COR_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lampFPU_ASM_addsub
Compiling module xil_defaultlib.lampFPU_ASM_mul
Compiling module xil_defaultlib.lampFPU_ASM_top
Compiling module xil_defaultlib.lampFPU_COR_addsub
Compiling module xil_defaultlib.lampFPU_COR_top
Compiling module xil_defaultlib.CORDIC_exp_top
Compiling module xil_defaultlib.lampFPU_TAY_addsub
Compiling module xil_defaultlib.lampFPU_TAY_mul
Compiling module xil_defaultlib.lampFPU_TAY_top
Compiling module xil_defaultlib.TAYLOR_exp_top
Compiling module xil_defaultlib.range_reduction
Compiling module xil_defaultlib.range_reduction_tb2
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.lampFPU_ASM_pkg
Compiling package xil_defaultlib.lampFPU_COR_pkg
Compiling package xil_defaultlib.lampFPU_TAY_pkg
Built simulation snapshot range_reduction_tb2_behav
