# JSilicon: RTL-to-GDS Design Flow Tutorial

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Technology: FreePDK45](https://img.shields.io/badge/Technology-FreePDK45-blue.svg)](https://github.com/baichen318/FreePDK45)
[![Tool: Cadence](https://img.shields.io/badge/Tool-Cadence-red.svg)](https://www.cadence.com/)

---

## ğŸ“š ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ì†Œê°œ](#-í”„ë¡œì íŠ¸-ì†Œê°œ)
2. [í•™ìŠµ ëª©í‘œ](#-í•™ìŠµ-ëª©í‘œ)
3. [ì„¤ê³„ ê°œìš”](#-ì„¤ê³„-ê°œìš”)
4. [í™˜ê²½ ì¤€ë¹„](#-í™˜ê²½-ì¤€ë¹„)
5. [RTL-to-GDS í”Œë¡œìš°](#-rtl-to-gds-í”Œë¡œìš°)
6. [ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ](#-ìƒì„¸-ì‹¤ìŠµ-ê°€ì´ë“œ)
7. [ê²°ê³¼ ë¶„ì„](#-ê²°ê³¼-ë¶„ì„)
8. [ë¬¸ì œ í•´ê²°](#-ë¬¸ì œ-í•´ê²°)
9. [ì°¸ê³  ìë£Œ](#-ì°¸ê³ -ìë£Œ)

---

## ğŸ“ í”„ë¡œì íŠ¸ ì†Œê°œ

**JSilicon**ì€ **RTL-to-GDS (Register Transfer Level to Graphic Data System)** ë””ì§€í„¸ IC ì„¤ê³„ í”Œë¡œìš°ë¥¼ ì§ì ‘ ê²½í—˜í•  ìˆ˜ ìˆë„ë¡ ë§Œë“  êµìœ¡ìš© í”„ë¡œì„¸ì„œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

### ì™œ JSiliconì¸ê°€?

- âœ… **ì‹¤ë¬´ ë„êµ¬ ì‚¬ìš©**: Cadence Genus, Innovus ë“± ì‹¤ì œ ì‚°ì—…ì—ì„œ ì‚¬ìš©í•˜ëŠ” EDA íˆ´ ê²½í—˜
- âœ… **ì™„ì „í•œ í”Œë¡œìš°**: RTL ì‘ì„±ë¶€í„° ìµœì¢… Layoutê¹Œì§€ ì „ì²´ ê³¼ì • í•™ìŠµ
- âœ… **ì˜¤í”ˆì†ŒìŠ¤ PDK**: FreePDK45ë¥¼ ì‚¬ìš©í•˜ì—¬ ëˆ„êµ¬ë‚˜ ì ‘ê·¼ ê°€ëŠ¥
- âœ… **ë‹¨ê³„ë³„ í•™ìŠµ**: ê° ë‹¨ê³„ë§ˆë‹¤ ëª…í™•í•œ ì…ì¶œë ¥ê³¼ ê²€ì¦ ë°©ë²• ì œì‹œ

### ì„¤ê³„ ì‚¬ì–‘

| í•­ëª© | ì‚¬ì–‘ |
|------|------|
| **ì•„í‚¤í…ì²˜** | 8-bit RISC-style í”„ë¡œì„¸ì„œ |
| **í´ë¡ ì£¼íŒŒìˆ˜** | 12 MHz (ê²€í† ê²°ê³¼ 200MHz - 5ns period) |
| **ê³µì • ê¸°ìˆ ** | FreePDK45 (45nm) |
| **ëª¨ë“ˆ ìˆ˜** | 8ê°œ (ALU, FSM, Instruction, PC, Register File, Switch, UART, Top) |
| **ê²Œì´íŠ¸ ìˆ˜** | ~595 cells (í•©ì„± í›„) |
| **ë©´ì ** | ~2958 umÂ² |

---

## ğŸ¯ í•™ìŠµ ëª©í‘œ

ì´ íŠœí† ë¦¬ì–¼ì„ ì™„ë£Œí•˜ë©´ ë‹¤ìŒì„ ë°°ìš¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

### 1. RTL ì„¤ê³„ ì´í•´
- Verilogë¡œ ì‘ì„±ëœ ë””ì§€í„¸ íšŒë¡œ êµ¬ì¡° ë¶„ì„
- ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ê³¼ ì¸í„°í˜ì´ìŠ¤ ì´í•´
- ê³„ì¸µì  ì„¤ê³„ ë°©ë²•ë¡ 

### 2. ë…¼ë¦¬ í•©ì„± (Logic Synthesis)
- RTLì„ ê²Œì´íŠ¸ ìˆ˜ì¤€ìœ¼ë¡œ ë³€í™˜í•˜ëŠ” ê³¼ì •
- íƒ€ì´ë° ì œì•½ ì¡°ê±´ (SDC) ì‘ì„±
- ë©´ì , ì†ë„, ì „ë ¥ íŠ¸ë ˆì´ë“œì˜¤í”„

### 3. ë°°ì¹˜ ë° ë°°ì„  (Place & Route)
- Floorplanning ê°œë…
- í‘œì¤€ ì…€ ë°°ì¹˜ ìµœì í™”
- í´ë¡ íŠ¸ë¦¬ í•©ì„± (CTS)
- ì „ì—­/ìƒì„¸ ë°°ì„ 

### 4. íƒ€ì´ë° ê²€ì¦
- Setup/Hold íƒ€ì´ë° ë¶„ì„
- Critical Path ë¶„ì„
- Timing Slack í•´ì„

### 5. ë¬¼ë¦¬ì  ê²€ì¦
- Design Rule Check (DRC)
- Layout vs Schematic (LVS)
- ê¸°ìƒ ì„±ë¶„ ì¶”ì¶œ

---

## ğŸ”§ ì„¤ê³„ ê°œìš”

### JSilicon í”„ë¡œì„¸ì„œ ì•„í‚¤í…ì²˜

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              tt_um_Jsilicon (Top)               â”‚
â”‚                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚   PC    â”‚  â”‚  INST   â”‚  â”‚ REGFILE  â”‚       â”‚
â”‚  â”‚ (8-bit) â”‚â†’ â”‚ Decoder â”‚â†’ â”‚ (8 regs) â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚          FSM (Control)          â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚   ALU   â”‚  â”‚ SWITCH  â”‚  â”‚  UART   â”‚        â”‚
â”‚  â”‚ (8-bit) â”‚  â”‚  (I/O)  â”‚  â”‚ (Serial)â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ì£¼ìš” ëª¨ë“ˆ ì„¤ëª…

| ëª¨ë“ˆ | íŒŒì¼ | ê¸°ëŠ¥ | í¬ê¸° |
|------|------|------|------|
| **PC** | `pc.v` | Program Counter - ë‹¤ìŒ ì‹¤í–‰í•  ëª…ë ¹ì–´ ì£¼ì†Œ ê´€ë¦¬ | ~50 lines |
| **INST** | `inst.v` | Instruction Decoder - ëª…ë ¹ì–´ í•´ì„ ë° ì œì–´ ì‹ í˜¸ ìƒì„± | ~80 lines |
| **REGFILE** | `regfile.v` | Register File - 8ê°œì˜ 8-bit ë²”ìš© ë ˆì§€ìŠ¤í„° | ~60 lines |
| **ALU** | `alu.v` | Arithmetic Logic Unit - ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° ìˆ˜í–‰ | ~100 lines |
| **FSM** | `fsm.v` | Finite State Machine - í”„ë¡œì„¸ì„œ ìƒíƒœ ì œì–´ | ~120 lines |
| **SWITCH** | `switch.v` | Switch Interface - ì™¸ë¶€ ì…ë ¥ ì²˜ë¦¬ | ~40 lines |
| **UART** | `uart.v` | UART Controller - ì‹œë¦¬ì–¼ í†µì‹  | ~150 lines |
| **JSILICON** | `jsilicon.v` | Top Module - ëª¨ë“  ëª¨ë“ˆ í†µí•© | ~200 lines |

---

## ğŸ› ï¸ í™˜ê²½ ì¤€ë¹„

### 1. í•„ìˆ˜ ì†Œí”„íŠ¸ì›¨ì–´

#### EDA Tools (êµìœ¡ê¸°ê´€ ë¼ì´ì„ ìŠ¤ í•„ìš”)

| íˆ´ | ìš©ë„ | ìµœì†Œ ë²„ì „ |
|-----|------|-----------|
| **Cadence Genus** | ë…¼ë¦¬ í•©ì„± | 21.1 ì´ìƒ |
| **Cadence Innovus** | ë°°ì¹˜ ë° ë°°ì„  | 21.1 ì´ìƒ |
| **Synopsys VCS** (ì„ íƒ) | RTL ì‹œë®¬ë ˆì´ì…˜ | 2020 ì´ìƒ |
| **Verdi** (ì„ íƒ) | íŒŒí˜• ë¶„ì„ | 2020 ì´ìƒ |

#### PDK (Process Design Kit)

- **FreePDK45**: ì˜¤í”ˆì†ŒìŠ¤ 45nm PDK
  - GitHub: [baichen318/FreePDK45](https://github.com/baichen318/FreePDK45)
  - í¬í•¨: Liberty (.lib), LEF (.lef), Technology files

### 2. ì‹œìŠ¤í…œ ìš”êµ¬ì‚¬í•­

```yaml
OS: Linux (CentOS 7, Ubuntu 18.04+, RHEL 7+)
CPU: 4 cores ì´ìƒ (ê¶Œì¥: 8 cores)
RAM: 16 GB ì´ìƒ (ê¶Œì¥: 32 GB)
Disk: 50 GB ì—¬ìœ  ê³µê°„
```

### 3. ë””ë ‰í† ë¦¬ êµ¬ì¡°

```bash
JSilicon2/
â”œâ”€â”€ src/                    # RTL ì†ŒìŠ¤ íŒŒì¼
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ fsm.v
â”‚   â”œâ”€â”€ inst.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ regfile.v
â”‚   â”œâ”€â”€ switch.v
â”‚   â”œâ”€â”€ uart.v
â”‚   â””â”€â”€ jsilicon.v
â”œâ”€â”€ sim/                    # ì‹œë®¬ë ˆì´ì…˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”œâ”€â”€ constraints/            # íƒ€ì´ë° ì œì•½ ì¡°ê±´
â”‚   â””â”€â”€ jsilicon.sdc
â”œâ”€â”€ tech/                   # ê¸°ìˆ  íŒŒì¼
â”‚   â”œâ”€â”€ lib/               # Liberty íŒŒì¼
â”‚   â”‚   â””â”€â”€ gscl45nm.lib
â”‚   â””â”€â”€ lef/               # LEF íŒŒì¼
â”‚       â””â”€â”€ gscl45nm.lef
â”œâ”€â”€ scripts/               # ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸
â”‚   â”œâ”€â”€ genus/            # í•©ì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ innovus/          # P&R ìŠ¤í¬ë¦½íŠ¸
â”œâ”€â”€ work/                  # ì‘ì—… ë””ë ‰í† ë¦¬
â”‚   â”œâ”€â”€ synthesis/        # í•©ì„± ì‘ì—… ê³µê°„
â”‚   â””â”€â”€ pnr/              # P&R ì‘ì—… ê³µê°„
â”œâ”€â”€ results/               # ì¶œë ¥ ê²°ê³¼
â”‚   â”œâ”€â”€ netlist/          # ë„¤íŠ¸ë¦¬ìŠ¤íŠ¸
â”‚   â”œâ”€â”€ def/              # DEF ë ˆì´ì•„ì›ƒ
â”‚   â””â”€â”€ gds/              # GDS íŒŒì¼
â””â”€â”€ reports/               # ë¶„ì„ ë¦¬í¬íŠ¸
    â”œâ”€â”€ synthesis/        # í•©ì„± ë¦¬í¬íŠ¸
    â””â”€â”€ pnr/              # P&R ë¦¬í¬íŠ¸
```

---

## ğŸš€ RTL-to-GDS í”Œë¡œìš°

### ì „ì²´ í”Œë¡œìš° ë‹¤ì´ì–´ê·¸ë¨

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RTL Design â”‚  â† Verilog ì½”ë“œ ì‘ì„±
â”‚   (src/)    â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Simulation  â”‚  â† ê¸°ëŠ¥ ê²€ì¦ (VCS/Xcelium)
â”‚  (optional) â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Synthesis  â”‚  â† RTL â†’ Gate-level (Genus)
â”‚   (Genus)   â”‚    - Technology mapping
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Optimization
       â”‚           - Timing check
       â†“
   [Netlist]      â† Gate-level netlist (.v)
   [Reports]      â† Area, Timing, Power
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Floorplan   â”‚  â† Die size, aspect ratio
â”‚  (Innovus)  â”‚    - Power planning
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Pin placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Placement  â”‚  â† Standard cell placement
â”‚  (Innovus)  â”‚    - Global placement
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Detailed placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     CTS     â”‚  â† Clock Tree Synthesis
â”‚  (Innovus)  â”‚    - Clock distribution
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Skew optimization
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Routing   â”‚  â† Global + Detailed routing
â”‚  (Innovus)  â”‚    - Metal layer assignment
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Via insertion
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Optimization â”‚  â† Post-route optimization
â”‚  (Innovus)  â”‚    - Timing fix
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - SI fix
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Verification â”‚  â† DRC, LVS, Timing
â”‚  (Calibre)  â”‚    - Physical verification
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Extraction
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  GDS Output â”‚  â† Final layout
â”‚   (.gds)    â”‚    Ready for fabrication
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ê° ë‹¨ê³„ë³„ ì†Œìš” ì‹œê°„ (ì˜ˆìƒ)

| ë‹¨ê³„ | ì†Œìš” ì‹œê°„ | ë‚œì´ë„ |
|------|-----------|--------|
| í™˜ê²½ ì„¤ì • | 30ë¶„ | â­â­ |
| RTL ë¶„ì„ | 1ì‹œê°„ | â­â­â­ |
| í•©ì„± (Synthesis) | 5-10ë¶„ | â­â­â­â­ |
| ë°°ì¹˜ë°°ì„  (P&R) | 10-15ë¶„ | â­â­â­â­â­ |
| ê²€ì¦ | 10-20ë¶„ | â­â­â­â­ |
| **ì „ì²´** | **2-3ì‹œê°„** | - |

---

## ğŸ“– ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ

```
vi ~/.cshrc

setenv PATH /tools/cadence/XCELIUMMAIN2409/tools/bin:${PATH}
setenv PATH /home/student001/miniconda3/bin:${PATH}
setenv PATH /tools/cadence/DDI231/GENUS231/bin:${PATH}
setenv PATH /tools/cadence/DDI231/INNOVUS231/bin:${PATH}
```

### Step 0: í”„ë¡œì íŠ¸ ì„¤ì •

#### 0-1. ì €ì¥ì†Œ í´ë¡ 

```bash
# GitHubì—ì„œ í”„ë¡œì íŠ¸ ë‹¤ìš´ë¡œë“œ
git clone https://github.com/YOUR_USERNAME/JSilicon2.git
cd JSilicon2

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/YOUR_USERNAME/JSilicon2/archive/main.zip
unzip main.zip
cd JSilicon2-main
```

#### 0-2. FreePDK45 ì„¤ì¹˜

```bash
# FreePDK45 ë‹¤ìš´ë¡œë“œ
cd ~
git clone https://github.com/baichen318/FreePDK45.git
cd FreePDK45

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/baichen318/FreePDK45/archive/main.zip
unzip main.zip
mv FreePDK45-main FreePDK45
```

#### 0-3. ê¸°ìˆ  íŒŒì¼ ë³µì‚¬

```bash
cd ~/JSilicon2

# ë””ë ‰í† ë¦¬ ìƒì„±
mkdir -p tech/lib tech/lef

# Liberty íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lib tech/lib/

# LEF íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lef tech/lef/

# í™•ì¸
ls -lh tech/lib/
ls -lh tech/lef/
```

**ì˜ˆìƒ ì¶œë ¥:**
```
tech/lef/gscl45nm.lef  (ì˜ˆìƒ í¬ê¸° : ~64 KB)
tech/lib/gscl45nm.lib  (ì˜ˆìƒ í¬ê¸° : ~257 KB)
```

* LEF (.lef)      â† ë¬¼ë¦¬ì  ì •ë³´ (ë ˆì´ì•„ì›ƒ)
* Liberty (.lib)  â† íƒ€ì´ë°, ì „ë ¥ (ë…¼ë¦¬ì )

* ë‘ íŒŒì¼ì˜ ê´€ê³„

| í•­ëª© | LEF | LIB |
|:----:|:----:|:----:| 
| ìš©ë„ | Physical Design | Logic Synthesis & STA|
| ì •ë³´ | ì…€ í¬ê¸°, í•€ ìœ„ì¹˜, ê¸ˆì†ì¸µ | íƒ€ì´ë°, ì „ë ¥, ë…¼ë¦¬ ê¸°ëŠ¥|
| íˆ´| Innovus, ICC2 | Genus, DC, PrimeTime| 

* ì›Œí¬í”Œë¡œìš°:
  * Synthesis: LIBë¡œ ë…¼ë¦¬ ìµœì í™” â†’ netlist ìƒì„±
  * P&R: LEFë¡œ ë¬¼ë¦¬ ë°°ì¹˜/ë°°ì„ 
  * STA: LIBë¡œ íƒ€ì´ë° ê²€ì¦

#### * gscl45nm.lef (Library Exchange Format)
* LEF íŒŒì¼ì€ ë¬¼ë¦¬ì  ë ˆì´ì•„ì›ƒ ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤. Place & Route íˆ´ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤.
* ğŸ“Œ Metal Layer ì˜ˆì‹œ (metal1)
```lef
  LAYER metal1
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.19 ;
  WIDTH 0.065 ;
  SPACING 0.065 ;
  RESISTANCE RPERSQ 0.38 ;
END metal1
```

* ì„¤ëª…:
  * TYPE ROUTING: ë°°ì„ ìš© ë ˆì´ì–´
  * DIRECTION HORIZONTAL: metal1ì€ ìˆ˜í‰ ë°©í–¥ ìš°ì„  ë°°ì„ 
  * PITCH 0.19 Âµm: ì¸ì ‘ íŠ¸ë™ ê°„ê²©
  * WIDTH 0.065 Âµm: ìµœì†Œ ë°°ì„  í­
  * SPACING 0.065 Âµm: ìµœì†Œ ë°°ì„  ê°„ê²© (DRC ê·œì¹™)
  * RESISTANCE 0.38 Î©/â–¡: Sheet resistance (IR drop ê³„ì‚°ìš©)

* ğŸ“Œ Standard Cell ì˜ˆì‹œ (AND2X1)
```lef
MACRO AND2X1
  CLASS CORE ;
  SIZE 1.14 BY 2.47 ;
  SYMMETRY X Y ;
  PIN A
    DIRECTION INPUT ;
    PORT
      LAYER metal1 ;
        RECT 0.1475 1.2275 0.2825 1.3625 ;
    END
  END A
  PIN Y
    DIRECTION OUTPUT ;
    ...
END AND2X1
```

* ì„¤ëª…:
   * SIZE 1.14 Ã— 2.47 Âµm: ì…€ì˜ ë¬¼ë¦¬ì  í¬ê¸°
   * SYMMETRY X Y: ì¢Œìš°/ìƒí•˜ ëŒ€ì¹­ ê°€ëŠ¥ (placement ìµœì í™”)
   * PIN A RECT: ì…ë ¥ í•€ Aì˜ metal1 ìƒì˜ ì¢Œí‘œ (Âµm)
   * Place & Route ì‹œ ì´ ì¢Œí‘œë¡œ netì„ ì—°ê²°í•©ë‹ˆë‹¤

#### * gscl45nm.lib (Liberty Format)
* LIB íŒŒì¼ì€ íƒ€ì´ë°, ì „ë ¥, ê¸°ëŠ¥ ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤. Synthesisì™€ STAì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤.
* ğŸ“Œ ë¼ì´ë¸ŒëŸ¬ë¦¬ ê³µí†µ ì •ë³´
```lib
  ertylibrary(gscl45nm) {
  time_unit : "1ns";
  voltage_unit : "1V";
  nom_voltage : 1.1;
  nom_temperature : 27;
  
  operating_conditions ( typical ) {
     process : 1;
     voltage : 1.1;
     temperature : 27;
  }
```

* ì„¤ëª…:
  * nominal voltage 1.1V, 27Â°C ì¡°ê±´
  * typical corner (TT) ê¸°ì¤€ characterization

* ğŸ“Œ Cell íƒ€ì´ë° ì˜ˆì‹œ (AND2X1)
```lib
  ertycell (AND2X1) {
  area : 2.346500;
  cell_leakage_power : 15.6059;
  
  pin(A) {
    direction : input;
    capacitance : 0.00229149;  /* pF */
  }
  
  pin(Y) {
    direction : output;
    max_capacitance : 0.137429;
    function : "(A B)";
    
    timing() {
      related_pin : "A";
      cell_rise(delay_template_6x6) {
        index_1 ("0.1, 0.5, 1.2, 3, 4, 5");      /* input slew */
        index_2 ("0.06, 0.24, 0.48, 0.9, 1.2, 1.8"); /* load cap */
        values (
          "0.335, 0.333, 0.278, ...",  /* ns */
          ...
        );
      }
    }
  }
}
```

* ì„¤ëª…:
  * area: ì…€ ë©´ì  (ÂµmÂ²)
  * leakage_power: ì •ì  ì†Œë¹„ ì „ë ¥ (nW)
  * capacitance: ì…ë ¥ í•€ ë¶€í•˜ (pF) - fanout ê³„ì‚°ì— ì‚¬ìš©
  * function: Boolean ë…¼ë¦¬ì‹ Y = A & B
  * cell_rise: 6Ã—6 lookup table
      * index_1: ì…ë ¥ slew (ns)
      * index_2: ì¶œí•˜ ë¶€í•˜ (pF)
      * values: ì „íŒŒ ì§€ì—° ì‹œê°„ (ns)
      * ì˜ˆ: input slew 0.1ns, load 0.06pF â†’ delay 0.335ns

#### 0-4. í™˜ê²½ ë³€ìˆ˜ ì„¤ì •

```csh
[student001@gjchamber ~/JSilicon2]$ vi ~/JSilicon2/setup_env.sh
```

```csh
#!/bin/csh
###############################################################################
# JSilicon2 í™˜ê²½ ì„¤ì • íŒŒì¼ (C Shell / tcsh ìš©)
# Cadence Tools Environment Setup for C Shell
###############################################################################

#==============================================================================
# 1. Cadence íˆ´ ê²½ë¡œ ì„¤ì •
#==============================================================================
# âš ï¸ ì¤‘ìš”: ì‹¤ì œ í™˜ê²½ì— ë§ê²Œ ì•„ë˜ ê²½ë¡œë¥¼ ìˆ˜ì •í•˜ì„¸ìš”!

setenv CADENCE_ROOT /tools/cadence/DDI231

#==============================================================================
# 2. Genus (ë…¼ë¦¬ í•©ì„± íˆ´)
#==============================================================================
setenv GENUS_HOME ${CADENCE_ROOT}/GENUS231

# ë‹¤ë¥¸ ë²„ì „ ì˜ˆì‹œ:
# setenv GENUS_HOME ${CADENCE_ROOT}/GENUS221
# setenv GENUS_HOME ${CADENCE_ROOT}/GENUS201

#==============================================================================
# 3. Innovus (P&R íˆ´)
#==============================================================================
setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS231

# ë‹¤ë¥¸ ë²„ì „ ì˜ˆì‹œ:
# setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS221
# setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS201

#==============================================================================
# 4. PATH í™˜ê²½ ë³€ìˆ˜ ì¶”ê°€
#==============================================================================
setenv PATH ${GENUS_HOME}/bin:${INNOVUS_HOME}/bin:${PATH}

#==============================================================================
# 5. ë¼ì´ì„ ìŠ¤ ì„œë²„ ì„¤ì •
#==============================================================================
# âš ï¸ ì¤‘ìš”: ì‹¤ì œ ë¼ì´ì„ ìŠ¤ ì„œë²„ ì •ë³´ë¡œ ìˆ˜ì •í•˜ì„¸ìš”!

setenv CDS_LIC_FILE 5280@license.gjchamber.ac.kr

# ì—¬ëŸ¬ ë¼ì´ì„ ìŠ¤ ì„œë²„:
# setenv CDS_LIC_FILE 5280@server1.edu:5280@server2.edu

#==============================================================================
# 6. OA_HOME ì œê±°
#==============================================================================
unsetenv OA_HOME

#==============================================================================
# 7. í”„ë¡œì íŠ¸ ë£¨íŠ¸
#==============================================================================
setenv JSILICON_ROOT ${HOME}/JSilicon2

#==============================================================================
# 8. í™•ì¸ ë©”ì‹œì§€
#==============================================================================
echo ""
echo "=========================================="
echo " JSilicon2 í™˜ê²½ ì„¤ì • ì™„ë£Œ (C Shell)"
echo "=========================================="
echo "  CADENCE_ROOT: ${CADENCE_ROOT}"
echo "  GENUS:        ${GENUS_HOME}"
echo "  INNOVUS:      ${INNOVUS_HOME}"
echo "  PROJECT:      ${JSILICON_ROOT}"
echo "  LICENSE:      ${CDS_LIC_FILE}"
echo "=========================================="
echo ""

#==============================================================================
# 9. íˆ´ ì¡´ì¬ í™•ì¸
#==============================================================================
if ( -d ${GENUS_HOME} ) then
    echo "âœ“ Genus found at ${GENUS_HOME}"
    if ( -x ${GENUS_HOME}/bin/genus ) then
        echo "  âœ“ genus executable found"
    else
        echo "  âš  genus executable not found"
    endif
else
    echo "âœ— Genus NOT found at ${GENUS_HOME}"
    echo "  â†’ ê²½ë¡œë¥¼ í™•ì¸í•˜ê³  ìˆ˜ì •í•˜ì„¸ìš”!"
endif

if ( -d ${INNOVUS_HOME} ) then
    echo "âœ“ Innovus found at ${INNOVUS_HOME}"
    if ( -x ${INNOVUS_HOME}/bin/innovus ) then
        echo "  âœ“ innovus executable found"
    else
        echo "  âš  innovus executable not found"
    endif
else
    echo "âœ— Innovus NOT found at ${INNOVUS_HOME}"
    echo "  â†’ ê²½ë¡œë¥¼ í™•ì¸í•˜ê³  ìˆ˜ì •í•˜ì„¸ìš”!"
endif

echo ""
echo "ì‚¬ìš© ë°©ë²•:"
echo "  1. í™˜ê²½ ë¡œë“œ:  source ~/JSilicon2/setup_env.csh"
echo "  2. Genus ì‹¤í–‰: genus"
echo "  3. Innovus ì‹¤í–‰: innovus"
echo ""

###############################################################################
# End of setup_env.csh
###############################################################################
```

**í™˜ê²½ ë³€ìˆ˜ í™•ì¸:**
```csh
[student001@gjchamber ~/JSilicon2]$ chmod +x ~/JSilicon2/setup_env.sh
[student001@gjchamber ~/JSilicon2]$ ~/JSilicon2/setup_env.sh

==========================================
 JSilicon2 í™˜ê²½ ì„¤ì • ì™„ë£Œ (C Shell)
==========================================
  CADENCE_ROOT: /tools/cadence/DDI231
  GENUS:        /tools/cadence/DDI231/GENUS231
  INNOVUS:      /tools/cadence/DDI231/INNOVUS231
  PROJECT:      /home/student001/JSilicon2
  LICENSE:      5280@license.gjchamber.ac.kr
==========================================

âœ“ Genus found at /tools/cadence/DDI231/GENUS231
  âœ“ genus executable found
âœ“ Innovus found at /tools/cadence/DDI231/INNOVUS231
  âœ“ innovus executable found

ì‚¬ìš© ë°©ë²•:
  1. í™˜ê²½ ë¡œë“œ:  source ~/JSilicon2/setup_env.csh
  2. Genus ì‹¤í–‰: genus
  3. Innovus ì‹¤í–‰: innovus
```

#### 0-5. ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„±

```csh
cd ~/JSilicon2

# ìë™ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
mkdir -p {work/{synthesis,pnr,sta},results/{netlist,def,gds,timing},reports/{synthesis,pnr,sta},constraints}
```


```
# í™•ì¸ìš© í”„ë¡œê·¸ë¨ ë§Œë“¤ê¸° : Centos tree ì„¤ì¹˜ë¥¼ ëª»í•´ì„œ(Admin ê³„ì • í•„ìš”)
vi tree.sh
```

```
#!/bin/bash

# tree ëª…ë ¹ì–´ì™€ ìœ ì‚¬í•œ ê¸°ëŠ¥ì„ í•˜ëŠ” ìŠ¤í¬ë¦½íŠ¸
# ì‚¬ìš©ë²•: ./tree.sh [ë””ë ‰í† ë¦¬] [ê¹Šì´]

# ìƒ‰ìƒ ì •ì˜
COLOR_DIR='\033[1;34m'      # íŒŒë€ìƒ‰ (ë””ë ‰í† ë¦¬)
COLOR_EXEC='\033[1;32m'     # ì´ˆë¡ìƒ‰ (ì‹¤í–‰íŒŒì¼)
COLOR_LINK='\033[1;36m'     # ì²­ë¡ìƒ‰ (ì‹¬ë³¼ë¦­ ë§í¬)
COLOR_RESET='\033[0m'       # ìƒ‰ìƒ ë¦¬ì…‹

# ì „ì—­ ë³€ìˆ˜
total_dirs=0
total_files=0
declare -A visited_inodes  # ë°©ë¬¸í•œ inode ì¶”ì  (ìˆœí™˜ ì°¸ì¡° ë°©ì§€)

# íŒŒì¼ íƒ€ì…ì— ë”°ë¥¸ ìƒ‰ìƒ ë°˜í™˜
get_color() {
    local path="$1"
    
    if [ -L "$path" ]; then
        echo -e "${COLOR_LINK}"
    elif [ -d "$path" ]; then
        echo -e "${COLOR_DIR}"
    elif [ -x "$path" ]; then
        echo -e "${COLOR_EXEC}"
    else
        echo -e "${COLOR_RESET}"
    fi
}

# ë””ë ‰í† ë¦¬ íŠ¸ë¦¬ ì¶œë ¥ í•¨ìˆ˜
print_tree() {
    local dir="$1"
    local prefix="$2"
    local max_depth="$3"
    local current_depth="$4"
    
    # ìµœëŒ€ ê¹Šì´ ì²´í¬
    if [ -n "$max_depth" ] && [ "$current_depth" -ge "$max_depth" ]; then
        return
    fi
    
    # ë””ë ‰í† ë¦¬ ì ‘ê·¼ ê¶Œí•œ ì²´í¬
    if [ ! -r "$dir" ]; then
        echo "${prefix}[ê¶Œí•œ ì—†ìŒ]"
        return
    fi
    
    # inode ê°€ì ¸ì˜¤ê¸° (ìˆœí™˜ ì°¸ì¡° ë°©ì§€)
    local inode=$(stat -c '%i' "$dir" 2>/dev/null)
    if [ -n "$inode" ] && [ -n "${visited_inodes[$inode]}" ]; then
        return  # ì´ë¯¸ ë°©ë¬¸í•œ ë””ë ‰í† ë¦¬
    fi
    visited_inodes[$inode]=1
    
    # íŒŒì¼ ëª©ë¡ ê°€ì ¸ì˜¤ê¸° (ìˆ¨ê¹€ íŒŒì¼ í¬í•¨)
    local items=()
    while IFS= read -r -d '' item; do
        items+=("$(basename "$item")")
    done < <(find "$dir" -mindepth 1 -maxdepth 1 -print0 2>/dev/null | sort -z)
    
    local count=${#items[@]}
    
    # ê° í•­ëª© ì²˜ë¦¬
    for ((i=0; i<count; i++)); do
        local item="${items[$i]}"
        local path="$dir/$item"
        local is_last=false
        
        # ë§ˆì§€ë§‰ í•­ëª©ì¸ì§€ í™•ì¸
        if [ $i -eq $((count-1)) ]; then
            is_last=true
        fi
        
        # íŠ¸ë¦¬ êµ¬ì¡° ë¬¸ì
        if $is_last; then
            local branch="â””â”€â”€ "
            local extension="    "
        else
            local branch="â”œâ”€â”€ "
            local extension="â”‚   "
        fi
        
        # ìƒ‰ìƒ ì ìš©
        local color=$(get_color "$path")
        
        # ì‹¬ë³¼ë¦­ ë§í¬ ì²˜ë¦¬
        if [ -L "$path" ]; then
            local target=$(readlink "$path")
            echo -e "${prefix}${branch}${color}${item}${COLOR_RESET} -> ${target}"
            ((total_files++))
        # ë””ë ‰í† ë¦¬ ì²˜ë¦¬
        elif [ -d "$path" ]; then
            echo -e "${prefix}${branch}${color}${item}/${COLOR_RESET}"
            ((total_dirs++))
            # ì¬ê·€ í˜¸ì¶œ
            print_tree "$path" "${prefix}${extension}" "$max_depth" $((current_depth+1))
        # ì¼ë°˜ íŒŒì¼ ì²˜ë¦¬
        else
            echo -e "${prefix}${branch}${color}${item}${COLOR_RESET}"
            ((total_files++))
        fi
    done
}

# ì‚¬ìš©ë²• ì¶œë ¥
usage() {
    echo "ì‚¬ìš©ë²•: $0 [ë””ë ‰í† ë¦¬] [ì˜µì…˜]"
    echo ""
    echo "ì˜µì…˜:"
    echo "  -L [ê¹Šì´]    ìµœëŒ€ ë””ë ‰í† ë¦¬ ê¹Šì´ ì§€ì •"
    echo "  -d           ë””ë ‰í† ë¦¬ë§Œ í‘œì‹œ"
    echo "  -a           ìˆ¨ê¹€ íŒŒì¼ í¬í•¨ (ê¸°ë³¸ê°’)"
    echo "  -h, --help   ë„ì›€ë§ í‘œì‹œ"
    echo ""
    echo "ì˜ˆì œ:"
    echo "  $0                    # í˜„ì¬ ë””ë ‰í† ë¦¬"
    echo "  $0 /home/user         # íŠ¹ì • ë””ë ‰í† ë¦¬"
    echo "  $0 /home/user -L 2    # ê¹Šì´ 2ê¹Œì§€ë§Œ"
    exit 1
}

# ë©”ì¸ ì‹¤í–‰ ë¶€ë¶„
main() {
    local target_dir="."
    local max_depth=""
    local dir_only=false
    
    # ì¸ì íŒŒì‹±
    while [ $# -gt 0 ]; do
        case "$1" in
            -h|--help)
                usage
                ;;
            -L)
                shift
                max_depth="$1"
                if ! [[ "$max_depth" =~ ^[0-9]+$ ]]; then
                    echo "ì˜¤ë¥˜: ê¹Šì´ëŠ” ìˆ«ìì—¬ì•¼ í•©ë‹ˆë‹¤."
                    exit 1
                fi
                ;;
            -d)
                dir_only=true
                ;;
            -a)
                # ì´ë¯¸ ê¸°ë³¸ê°’ì´ë¯€ë¡œ ë¬´ì‹œ
                ;;
            -*)
                echo "ì•Œ ìˆ˜ ì—†ëŠ” ì˜µì…˜: $1"
                usage
                ;;
            *)
                target_dir="$1"
                ;;
        esac
        shift
    done
    
    # ë””ë ‰í† ë¦¬ ì¡´ì¬ í™•ì¸
    if [ ! -d "$target_dir" ]; then
        echo "ì˜¤ë¥˜: '$target_dir'ëŠ” ë””ë ‰í† ë¦¬ê°€ ì•„ë‹™ë‹ˆë‹¤."
        exit 1
    fi
    
    # ì ˆëŒ€ ê²½ë¡œë¡œ ë³€í™˜
    target_dir=$(cd "$target_dir" && pwd)
    
    # ë£¨íŠ¸ ë””ë ‰í† ë¦¬ ì¶œë ¥
    echo -e "${COLOR_DIR}${target_dir}/${COLOR_RESET}"
    
    # íŠ¸ë¦¬ ì¶œë ¥
    print_tree "$target_dir" "" "$max_depth" 0
    
    # í†µê³„ ì¶œë ¥
    echo ""
    echo "$total_dirs directories, $total_files files"
}

# ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰
main "$@"
```

```
# í™•ì¸
[student001@gjchamber ~]$ ./tree.sh JSilicon2
/home/student001/JSilicon2/
â”œâ”€â”€ constraints/
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ pnr/
â”‚   â”œâ”€â”€ sta/
â”‚   â”œâ”€â”€ sta/
â”‚   â””â”€â”€ synthesis/
â”‚   â”œâ”€â”€ sta/
â”‚   â””â”€â”€ synthesis/
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_alu.v
â”‚   â”œâ”€â”€ tb_decoder.v
â”‚   â”œâ”€â”€ tb_fsm.v
â”‚   â”œâ”€â”€ tb_jsilicon_top.v
â”‚   â”œâ”€â”€ tb_pc.v
â”‚   â”œâ”€â”€ tb_reg.v
â”‚   â”œâ”€â”€ tb_switch.v
â”‚   â””â”€â”€ tb_uart.v

9 directories, 8 files

```

---

### Step 1: RTL ì½”ë“œ ë¶„ì„

#### 1-1. RTL íŒŒì¼ í™•ì¸

```csh
cd ~/JSilicon2/src

# íŒŒì¼ ëª©ë¡ ë° í¬ê¸°
ls -lh *.v

# ê° íŒŒì¼ì˜ ëª¨ë“ˆëª… í™•ì¸
foreach f (*.v)
    echo "=== $f ==="
    grep "^module" $f
    echo ""
end
```

**ì¶œë ¥:**
```
[student001@gjchamber src]$ foreach f (*.v)
foreach?     echo "=== $f ==="
foreach?     grep "^module" $f
foreach?     echo ""
foreach? end
=== alu.v ===
module ALU(

=== fsm.v ===
module FSM (

=== inst.v ===
module DECODER (

=== jsilicon.v ===
module tt_um_Jsilicon(

=== pc.v ===
module PC (

=== regfile.v ===
module REG (

=== switch.v ===
module SWITCH (

=== uart.v ===
module UART_TX(

```

#### 1-2. Top ëª¨ë“ˆ ë¶„ì„

```csh
# Top ëª¨ë“ˆ ì¸í„°í˜ì´ìŠ¤ í™•ì¸
cd ~/JSilicon2/

cat src/jsilicon.v | grep -A 20 "module tt_um_Jsilicon"

module tt_um_Jsilicon(
    // Tinytapeout ìš”êµ¬ ë³€ìˆ˜ëª…ìœ¼ë¡œ ìˆ˜ì •
    input wire clk,
    input wire rst_n,

    // ì‚¬ìš©ì ì…ë ¥ ê¸°ëŠ¥ ì¶”ê°€
    input wire [7:0] ui_in,
    input wire [7:0] uio_in,

    // Enable Input ì¶”ê°€
    input wire ena,

    // ì¶œë ¥í•€ ì¬ì§€ì •
    output wire [7:0] uio_oe,

    // ì‚¬ìš©ì ì¶œë ¥ ì¶”ê°€
    output wire [7:0] uo_out,
    output wire [7:0] uio_out
    );

    // ì´ˆê¸°í™” ë™ê¸°í™”

```

**ì£¼ìš” í¬íŠ¸:**
- `clk`: í´ë¡ ì…ë ¥
- `rst_n`: ë¦¬ì…‹ ì‹ í˜¸ (active-low)
- `ui_in[7:0]`: ì™¸ë¶€ ì…ë ¥
- `uo_out[7:0]`: ì™¸ë¶€ ì¶œë ¥
- ê¸°íƒ€ ì œì–´ ì‹ í˜¸

#### 1-3. ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡° í™•ì¸

```
vi dishi
```

```
#!/bin/csh
###############################################################################
# JSilicon ëª¨ë“ˆ ì™„ì „ ë¶„ì„ (ê°„ë‹¨ ë²„ì „)
# analyze_modules.csh
###############################################################################

set SRC_DIR = "src"

if ( ! -d $SRC_DIR ) then
    echo "Error: src directory not found"
    exit 1
endif

echo "=========================================="
echo " JSilicon ëª¨ë“ˆ ë¶„ì„"
echo "=========================================="
echo ""

# 1. ëª¨ë“  .v íŒŒì¼ ëª©ë¡
echo "1. Verilog íŒŒì¼ ëª©ë¡:"
echo ""
set files = `find $SRC_DIR -name "*.v" -type f | sort`
set count = 1
foreach file ( $files )
    echo "  [$count] `basename $file`"
    @ count++
end

echo ""
echo "ì´ $#files ê°œ íŒŒì¼"
echo ""

# 2. ê° íŒŒì¼ì˜ ëª¨ë“ˆëª…ê³¼ ì¸ìŠ¤í„´ìŠ¤
echo "=========================================="
echo "2. ëª¨ë“ˆë³„ ìƒì„¸ ì •ë³´"
echo "=========================================="
echo ""

foreach file ( $files )
    set module = `grep "^module" $file | head -1 | awk '{print $2}' | sed 's/(.*$//'`
    if ( "$module" != "" ) then
        echo "íŒŒì¼: `basename $file`"
        echo "ëª¨ë“ˆ: $module"
        
        # ì¸ìŠ¤í„´ìŠ¤ ì°¾ê¸°
        set inst_count = `grep -c '_inst *(' $file`
        if ( $inst_count > 0 ) then
            echo "ì¸ìŠ¤í„´ìŠ¤ ($inst_count):"
            grep "_inst *(" $file | sed 's/^[ \t]*//' | awk '{printf "  - %-20s <- %s\n", $2, $1}' | sed 's/(.*$//'
        else
            echo "ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)"
        endif
        echo ""
    endif
end

# 3. Top ëª¨ë“ˆì˜ ê³„ì¸µ êµ¬ì¡°
echo "=========================================="
echo "3. Top ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡°"
echo "=========================================="
echo ""

# Top íŒŒì¼ ì°¾ê¸°
set top_file = ""
foreach file ( $files )
    set basename = `basename $file`
    if ( "$basename" =~ *top* || "$basename" =~ *jsilicon* || "$basename" =~ *tt_um* ) then
        set top_file = $file
        break
    endif
end

if ( "$top_file" == "" ) then
    set top_file = $files[1]
endif

set top_module = `grep "^module" $top_file | head -1 | awk '{print $2}' | sed 's/(.*$//'`

echo "$top_module (Top)"
echo ""

# Level 1 ì¸ìŠ¤í„´ìŠ¤
echo "Level 1 ì¸ìŠ¤í„´ìŠ¤:"
grep "_inst *(" $top_file | sed 's/^[ \t]*//' | awk '{printf "  â”œâ”€â”€ %-20s <- %s\n", $2, $1}' | sed 's/($//' | sed '$ s/â”œâ”€â”€/â””â”€â”€/'

echo ""

# ê° Level 1 ëª¨ë“ˆì˜ í•˜ìœ„ í™•ì¸
echo "Level 2+ ì¸ìŠ¤í„´ìŠ¤:"
echo ""

set level1_modules = `grep "_inst *(" $top_file | awk '{print $1}'`

foreach l1_module ( $level1_modules )
    # í•´ë‹¹ ëª¨ë“ˆ íŒŒì¼ ì°¾ê¸°
    set module_file = ""
    foreach file ( $files )
        set check_module = `grep "^module $l1_module" $file`
        if ( "$check_module" != "" ) then
            set module_file = $file
            break
        endif
    end
    
    if ( "$module_file" != "" ) then
        set sub_inst_count = `grep -c '_inst *(' $module_file`
        if ( $sub_inst_count > 0 ) then
            echo "  $l1_module ì˜ í•˜ìœ„ ì¸ìŠ¤í„´ìŠ¤:"
            grep "_inst *(" $module_file | sed 's/^[ \t]*//' | awk '{printf "    â”œâ”€â”€ %-20s <- %s\n", $2, $1}' | sed 's/($//' | sed '$ s/â”œâ”€â”€/â””â”€â”€/'
            echo ""
        endif
    endif
end

echo "=========================================="
```


**ê³„ì¸µ êµ¬ì¡°:**
* _instë¥¼ ì°¾ì•„ì„œ ê³„ì¸¡ì„ í™•ì¸í•˜ê¸° ë•Œë¬¸ì— ì¼ë¶€ ì½”ë“œì—ì„œ ìˆ˜ì •ì´ í•„ìš”.
   * jsilicon.v
   * fsm.v

```
[student001@gjchamber ~/JSilicon2]$ ./dishi
==========================================
 JSilicon ëª¨ë“ˆ ë¶„ì„
==========================================

1. Verilog íŒŒì¼ ëª©ë¡:

  [1] alu.v
  [2] fsm.v
  [3] inst.v
  [4] jsilicon.v
  [5] pc.v
  [6] regfile.v
  [7] switch.v
  [8] uart.v

ì´ 8 ê°œ íŒŒì¼

==========================================
2. ëª¨ë“ˆë³„ ìƒì„¸ ì •ë³´
==========================================

íŒŒì¼: alu.v
ëª¨ë“ˆ: ALU
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: fsm.v
ëª¨ë“ˆ: FSM
ì¸ìŠ¤í„´ìŠ¤ (2):
  - alu_inst             <- ALU
  - uart_inst

íŒŒì¼: inst.v
ëª¨ë“ˆ: DECODER
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: jsilicon.v
ëª¨ë“ˆ: tt_um_Jsilicon
ì¸ìŠ¤í„´ìŠ¤ (5):
  - pc_inst              <- PC
  - dec_inst             <- DECODER
  - reg_inst             <- REG
  - switch_inst          <- SWITCH
  - core_inst            <- FSM

íŒŒì¼: pc.v
ëª¨ë“ˆ: PC
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: regfile.v
ëª¨ë“ˆ: REG
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: switch.v
ëª¨ë“ˆ: SWITCH
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: uart.v
ëª¨ë“ˆ: UART_TX
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

==========================================
3. Top ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡°
==========================================

tt_um_Jsilicon (Top)

Level 1 ì¸ìŠ¤í„´ìŠ¤:
  â”œâ”€â”€ pc_inst              <- PC
  â”œâ”€â”€ dec_inst             <- DECODER
  â”œâ”€â”€ reg_inst             <- REG
  â”œâ”€â”€ switch_inst          <- SWITCH
  â””â”€â”€ core_inst            <- FSM

Level 2+ ì¸ìŠ¤í„´ìŠ¤:

  FSM ì˜ í•˜ìœ„ ì¸ìŠ¤í„´ìŠ¤:
    â”œâ”€â”€ alu_inst             <- ALU
    â””â”€â”€ uart_inst(           <- UART_TX

==========================================
```

#### 1-4. RTL ì½”ë“œ ë¦¬ë·° í¬ì¸íŠ¸

**í™•ì¸ ì‚¬í•­:**
- [ ] ëª¨ë“  ì…ë ¥ í¬íŠ¸ê°€ ì‚¬ìš©ë˜ëŠ”ê°€?
- [ ] ì¶œë ¥ í¬íŠ¸ì— í•­ìƒ ê°’ì´ í• ë‹¹ë˜ëŠ”ê°€?
- [ ] ì¡°í•© ë…¼ë¦¬ì— latchê°€ ìƒì„±ë˜ì§€ ì•ŠëŠ”ê°€?
- [ ] í´ë¡ê³¼ ë¦¬ì…‹ì´ ì˜¬ë°”ë¥´ê²Œ ì—°ê²°ë˜ì—ˆëŠ”ê°€?
- [ ] íƒ€ì´ë° ìœ„ë°˜ ê°€ëŠ¥ì„±ì´ ìˆëŠ” ê¸´ ê²½ë¡œê°€ ìˆëŠ”ê°€?

---

### Step 2: íƒ€ì´ë° ì œì•½ ì¡°ê±´ ì‘ì„±

#### 2-1. SDC íŒŒì¼ ìƒì„±

```
cd ~/JSilicon2/constraints
```

```
vi jsilicon.sdc
```

* # SDC (Synopsys Design Constraints) íŒŒì¼ ìƒì„± : Cadenceë„ ë™ì¼í•¨

```csh
###############################################################################
# JSilicon Timing Constraints
# Target: 200 MHz (5ns period)
###############################################################################

# Create clock
create_clock -name clk -period 5.0 [get_ports clk]

# Clock uncertainty (jitter + skew)
set_clock_uncertainty 0.5 [get_clocks clk]

# Clock transition
set_clock_transition 0.1 [get_clocks clk]

# Input delays (relative to clock)
set_input_delay -clock clk -max 1.5 [all_inputs]
set_input_delay -clock clk -min 0.5 [all_inputs]

# Output delays
set_output_delay -clock clk -max 1.5 [all_outputs]
set_output_delay -clock clk -min 0.5 [all_outputs]

# Remove clock from delay calculation
remove_input_delay clk
remove_output_delay clk

# Set driving cell (standard cell buffer)
set_driving_cell -lib_cell BUFX2 [all_inputs]

# Set load capacitance (approximate wire load)
set_load 0.05 [all_outputs]

# False paths (if any)
# set_false_path -from [get_ports rst_n] -to [all_registers]

# Multi-cycle paths (if any)
# set_multicycle_path 2 -from [get_pins uart_inst/*] -to [get_pins regfile_inst/*]

###############################################################################
# End of constraints
###############################################################################

# í™•ì¸
cat jsilicon.sdc
```

#### 2-2. SDC íŒŒì¼ ì„¤ëª…

| ì œì•½ ì¡°ê±´ | ê°’ | ì˜ë¯¸ |
|-----------|-----|------|
| `create_clock` | 5.0ns | 200MHz í´ë¡ ìƒì„± |
| `set_clock_uncertainty` | 0.5ns | í´ë¡ ë¶ˆí™•ì‹¤ì„± (ì§€í„°+ìŠ¤í) |
| `set_input_delay` | 1.5ns (max) | ì…ë ¥ ì‹ í˜¸ ë„ì°© ì‹œê°„ |
| `set_output_delay` | 1.5ns (max) | ì¶œë ¥ ì‹ í˜¸ ìš”êµ¬ ì‹œê°„ |

**íƒ€ì´ë° ë§ˆì§„ ê³„ì‚°:**
```
Clock Period:        5.0 ns
- Uncertainty:      -0.5 ns
- Input Delay:      -1.5 ns
- Output Delay:     -1.5 ns
------------------------
Available Time:      1.5 ns (for logic delay)
```

---

### Step 3: ë…¼ë¦¬ í•©ì„± (Synthesis with Genus)

#### 3-1. í•©ì„± ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

* ë¼ì´ì„¼ìŠ¤ í™•ì¸

```
printenv | egrep 'CDS|LM_LICENSE'
```

* ì‹¤í–‰ ê²°ê³¼

```
CDS_LIC_FILE=5280@10.10.20.247
LM_LICENSE_FILE=5280@10.10.20.247
CDS_LIC_ONLY=1
CDS_ROOT=/tools/cadence
CDS_INST_DIR=/tools/cadence/IC618
CDSHOME=/tools/cadence/IC618
CDS_Netlisting_Mode=Analog
CDS_AUTO_64BIT_ALL=
CDS_PALETTE_TYPE=MultiAssistance
```

```
mkdir ~/JSilicon2/scripts
cd ~/JSilicon2/scripts
mkdir -p genus
```

* # Genus í•©ì„± ìŠ¤í¬ë¦½íŠ¸

```
vi genus/synthesis.tcl
```

```
###############################################################################
# Genus Synthesis Script for JSilicon
# FreePDK45 Technology
###############################################################################

puts "========================================="
puts "JSilicon Synthesis - FreePDK45"
puts "========================================="
puts ""

# Project paths
set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set tech_lef $project_root/tech/lef/gscl45nm.lef
set src_dir $project_root/src

puts "Project root: $project_root"
puts "Library: $tech_lib"
puts "LEF: $tech_lef"
puts ""

# Read timing library
puts "Reading timing library..."
read_libs $tech_lib

# Read physical library (LEF)
puts "Reading LEF file..."
read_physical -lef $tech_lef

# Read RTL files
puts "Reading RTL files..."
set_db init_hdl_search_path $src_dir

read_hdl -sv {
    alu.v
    fsm.v
    inst.v
    pc.v
    regfile.v
    switch.v
    uart.v
    jsilicon.v
}

# Elaborate design
puts "Elaborating design..."
elaborate tt_um_Jsilicon

# Read constraints
puts "Reading SDC constraints..."
read_sdc $project_root/constraints/jsilicon.sdc

# Set synthesis effort
puts "Setting synthesis options..."
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
set_db syn_global_effort medium

# Generic synthesis
puts "========================================="
puts "Phase 1: Generic Synthesis"
puts "========================================="
syn_generic

# Technology mapping
puts "========================================="
puts "Phase 2: Technology Mapping"
puts "========================================="
syn_map

# Optimization
puts "========================================="
puts "Phase 3: Optimization"
puts "========================================="
syn_opt

# Generate reports
puts "========================================="
puts "Generating Reports"
puts "========================================="

set report_dir $project_root/reports/synthesis
file mkdir $report_dir

redirect $report_dir/area.rpt {report_area}
redirect $report_dir/gates.rpt {report_gates}
redirect $report_dir/power.rpt {report_power}
redirect $report_dir/timing.rpt {report_timing -nworst 10}
redirect $report_dir/qor.rpt {report_qor}

puts "Reports generated in: $report_dir"
puts ""

# Write outputs
puts "========================================="
puts "Writing Output Files"
puts "========================================="

set netlist_dir $project_root/results/netlist
set work_dir $project_root/work/synthesis

file mkdir $netlist_dir
file mkdir $work_dir

write_hdl > $netlist_dir/tt_um_Jsilicon_synth.v
write_sdc > $work_dir/tt_um_Jsilicon_synth.sdc
write_sdf -timescale ns > $project_root/results/timing/tt_um_Jsilicon_synth.sdf
write_db $work_dir/tt_um_Jsilicon_synth.db

puts ""
puts "========================================="
puts "SYNTHESIS COMPLETE!"
puts "========================================="
puts ""
puts "Output Files:"
puts "  Netlist: $netlist_dir/tt_um_Jsilicon_synth.v"
puts "  SDF:     $project_root/results/timing/tt_um_Jsilicon_synth.sdf"
puts ""
puts "Reports:"
puts "  $report_dir/qor.rpt"
puts "  $report_dir/timing.rpt"
puts ""

exit
```

```
chmod +x genus/synthesis.tcl
```

#### 3-2. í•©ì„± ì‹¤í–‰

```
cd ~/JSilicon2/work/synthesis

# Genus ì‹¤í–‰
genus -f ../../scripts/genus/synthesis.tcl |& tee synthesis.log
```

**ì‹¤í–‰ ê³¼ì •:**
```
1. Library loading        [~20ì´ˆ]
2. RTL reading            [~10ì´ˆ]
3. Elaboration            [~5ì´ˆ]
4. Generic synthesis      [~30ì´ˆ]
5. Technology mapping     [~40ì´ˆ]
6. Optimization           [~30ì´ˆ]
7. Report generation      [~10ì´ˆ]
------------------------
Total: ~2-3ë¶„
```

#### 3-3. í•©ì„± ê²°ê³¼ í™•ì¸

```
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼ í™•ì¸
echo "=== Generated Files ==="
ls -lh results/netlist/tt_um_Jsilicon_synth.v
ls -lh work/synthesis/tt_um_Jsilicon_synth.db

# QoR ë¦¬í¬íŠ¸ í™•ì¸
echo ""
echo "=== QoR Summary ==="
cat reports/synthesis/qor.rpt | tail -50
```

```
=== QoR Summary ===
[student001@gjchamber ~/JSilicon2]$ cat reports/synthesis/qor.rpt | tail -50
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Nov 18 2025  07:22:45 am
  Module:                 tt_um_Jsilicon
  Operating conditions:   typical
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period
-------------
clk   5000.0


  Cost    Critical         Violating
 Group   Path Slack  TNS     Paths
-------------------------------------
clk             2.9   0.0          0
default    No paths   0.0
-------------------------------------
Total                 0.0          0

Instance Count
--------------
Leaf Instance Count             669
Physical Instance count           0
Sequential Instance Count        42
Combinational Instance Count    627
Hierarchical Instance Count       2

Area
----
Cell Area                          1982.793
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1982.793
Net Area                           1319.789
Total Area (Cell+Physical+Net)     3302.582

Max Fanout                         42 (clk)
Min Fanout                         0 (n_4)
Average Fanout                     1.8
Terms to net ratio                 2.8428
Terms to instance ratio            3.0807
Runtime                            122.600606 seconds
Elapsed Runtime                    141 seconds
Genus peak memory usage            1982.35
Innovus peak memory usage          no_value
Hostname                           localhost

```

**ì£¼ìš” í™•ì¸ í•­ëª©:**

```
# 1. íƒ€ì´ë° í™•ì¸
grep -A 10 "Timing" reports/synthesis/qor.rpt

# ì¶œë ¥:
# Timing
# --------
# 
# Clock Period
# -------------
# clk   5000.0
# 
# 
#  Cost    Critical         Violating
# Group   Path Slack  TNS     Paths
# -------------------------------------


# 2. ë©´ì  í™•ì¸
grep -A 5 "Area" reports/synthesis/qor.rpt

# ì¶œë ¥:
#  Area mode:              physical library
#============================================================
#
#Timing
#--------
#
#--
#Area
#----
#Cell Area                          1982.793
#Physical Cell Area                 0.000
#Total Cell Area (Cell+Physical)    1982.793
#Net Area                           1319.789
#Total Area (Cell+Physical+Net)     3302.582
#
#Max Fanout                         42 (clk)
#Min Fanout                         0 (n_4)
#Average Fanout                     1.8
#Terms to net ratio                 2.8428


# 3. ê²Œì´íŠ¸ ìˆ˜ í™•ì¸
cat reports/synthesis/gates.rpt | head -20

# ì¶œë ¥:
# ============================================================
#   Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
#   Generated on:           Nov 18 2025  07:22:45 am
#   Module:                 tt_um_Jsilicon
#   Technology libraries:   gscl45nm
#                           physical_cells
#                           gscl45nm
#                           physical_cells
#   Operating conditions:   typical
#   Interconnect mode:      global
#   Area mode:              physical library
# ============================================================
# 
# 
#   Gate    Instances    Area     Library
# ------------------------------------------
# AND2X2           84   197.106    gscl45nm
# AOI21X1          14    32.851    gscl45nm
# AOI22X1          10    28.158    gscl45nm
# BUFX2            73   137.036    gscl45nm

```

#### 3-4. íƒ€ì´ë° ë¶„ì„

```
# ìƒìœ„ 10ê°œ Critical Path í™•ì¸
cat reports/synthesis/timing.rpt | head -100
```

```

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Nov 18 2025  07:22:45 am
  Module:                 tt_um_Jsilicon
  Operating conditions:   typical
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin core_inst_uart_inst/data_reg_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) uio_in[4]
          Clock: (R) clk
       Endpoint: (R) core_inst_uart_inst/data_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch
        Clock Edge:+    5000            0
        Drv Adjust:+       0           16
       Src Latency:+       0            0
       Net Latency:+       0 (I)        0 (I)
           Arrival:=    5000           16

             Setup:-    1438
       Uncertainty:-     500
     Required Time:=    3062
      Launch Clock:-      16
       Input Delay:-    1500
         Data Path:-    1544
             Slack:=       3

Exceptions/Constraints:
  input_delay             1500            jsilicon.sdc_line_16_12_1

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location
#---------------------------------------------------------------------------------------------------------------------
  uio_in[4]                                    -       -     R     (arrival)      2  9.8    23     0    1516    (-,-)
  g2013/Y                                      -       A->Y  F     INVX2          9 34.8    40    48    1563    (-,-)
  g1991__6161/Y                                -       B->Y  R     NAND2X1        1  4.7    45    30    1594    (-,-)
  drc_bufs20986/Y                              -       A->Y  R     BUFX2         12 64.2   155   132    1726    (-,-)
  core_inst_alu_inst_rem_39_73_g20534__4319/YC -       B->YC R     FAX1           1  5.2    33    74    1800    (-,-)
  core_inst_alu_inst_rem_39_73_g20530__2398/Y  -       C->Y  F     OAI21X1        1  5.4    18    25    1824    (-,-)
  g20831/Y                                     -       A->Y  R     NOR2X1         1  4.7    35    39    1863    (-,-)
  g20767/Y                                     -       A->Y  R     BUFX2          2  8.6    24    45    1908    (-,-)
  g21054/Y                                     -       B->Y  R     AND2X2         3 12.3    32    48    1956    (-,-)
  drc_bufs20844/Y                              -       A->Y  F     INVX1          1  5.1    19    28    1984    (-,-)
  core_inst_alu_inst_rem_39_73_g20477__1666/Y  -       B->Y  R     NAND2X1        1  4.7    46    23    2008    (-,-)
  g20795/Y                                     -       A->Y  R     BUFX2          2  8.4    25    45    2053    (-,-)
  core_inst_alu_inst_rem_39_73_g20447__9315/Y  -       B->Y  F     NAND2X1        1  4.7    27    23    2076    (-,-)
  drc_bufs20854/Y                              -       A->Y  F     BUFX2          1  5.8    10    40    2116    (-,-)
  core_inst_alu_inst_rem_39_73_g20422__8246/Y  -       A->Y  R     OAI21X1        4 17.2   112    90    2207    (-,-)
  g20803/Y                                     -       A->Y  F     INVX1          2  9.3    26    58    2265    (-,-)
  core_inst_alu_inst_rem_39_73_g20402__3680/Y  -       B->Y  F     AND2X2         3 13.2    17    53    2318    (-,-)
  core_inst_alu_inst_rem_39_73_g20383__2346/Y  -       B->Y  R     OAI21X1        2  8.7    72    62    2380    (-,-)
  core_inst_alu_inst_rem_39_73_g20373__9315/Y  -       B->Y  R     AND2X2         2  9.8    29    47    2427    (-,-)
  core_inst_alu_inst_rem_39_73_g20372/Y        -       A->Y  F     INVX2          4 21.8    30    38    2465    (-,-)
  core_inst_alu_inst_rem_39_73_g20370__4733/Y  -       A->Y  F     OR2X2          2  9.4    25    49    2514    (-,-)
  core_inst_alu_inst_rem_39_73_g20333__6260/Y  -       C->Y  R     NAND3X1        1  4.7    48    41    2555    (-,-)
  drc_bufs21070/Y                              -       A->Y  R     BUFX2          1  5.0    18    40    2595    (-,-)
  core_inst_alu_inst_rem_39_73_g20319__6161/Y  -       A->Y  R     AND2X2         1  5.2    17    38    2633    (-,-)
  core_inst_alu_inst_rem_39_73_g20317__4733/Y  -       C->Y  F     OAI21X1        2  9.8    25    27    2660    (-,-)
  core_inst_alu_inst_rem_39_73_g20308__7098/Y  -       A->Y  F     OR2X2          4 17.7    30    57    2718    (-,-)
  core_inst_alu_inst_rem_39_73_g20291__2398/Y  -       A->Y  R     AOI21X1        1  4.7    39    49    2767    (-,-)
  drc_bufs20863/Y                              -       A->Y  R     BUFX2          1  5.5    17    40    2807    (-,-)
  core_inst_alu_inst_rem_39_73_g20283__9945/Y  -       A->Y  R     OR2X2          1  5.9    20    44    2850    (-,-)
  g21052/Y                                     -       B->Y  F     AOI21X1        1  5.9    26    33    2884    (-,-)
  g3/Y                                         -       A->Y  R     INVX2          3 61.9   144   106    2990    (-,-)
  core_inst_uart_inst/g2965__3680/Y            -       A->Y  F     MUX2X1         1  4.7    22    56    3045    (-,-)
  core_inst_uart_inst/g2960/Y                  -       A->Y  R     INVX1          1  5.0     0    14    3059    (-,-)
  core_inst_uart_inst/data_reg_reg[0]/D        -       -     R     DFFPOSX1       1    -     -     0    3060    (-,-)
#---------------------------------------------------------------------------------------------------------------------



Path 2: MET (4 ps) Setup Check with Pin core_inst_uart_inst/data_reg_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) uio_in[4]
          Clock: (R) clk
       Endpoint: (R) core_inst_uart_inst/data_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch
        Clock Edge:+    5000            0
        Drv Adjust:+       0           16
       Src Latency:+       0            0
       Net Latency:+       0 (I)        0 (I)
           Arrival:=    5000           16

             Setup:-    1438
       Uncertainty:-     500
     Required Time:=    3062
      Launch Clock:-      16
       Input Delay:-    1500
         Data Path:-    1543
             Slack:=       4

Exceptions/Constraints:
```

**íƒ€ì´ë° ë¦¬í¬íŠ¸ í•´ì„:**

```
Startpoint: regfile_inst/regs_reg[0][0]  â† ì‹œì‘ì  (FF)
Endpoint:   alu_inst/result_reg[7]       â† ëì  (FF)
Path Type: max                            â† Setup ì²´í¬

Clock Period: 5.000 ns
Data Arrival Time: 4.783 ns               â† ì‹¤ì œ ì§€ì—°
Data Required Time: 5.000 ns              â† ìš”êµ¬ ì‹œê°„
-----------------------------------
Slack: 0.217 ns                           â† ì—¬ìœ  ì‹œê°„ (ì–‘ìˆ˜!)

Path:
  regfile_inst/regs_reg[0][0] (FF) 
  â†’ alu_inst/add_logic (ADDER)
  â†’ alu_inst/result_reg[7] (FF)
```

**íƒ€ì´ë° ìœ„ë°˜ ì‹œ ì¡°ì¹˜:**
- Slack < 0 â†’ íƒ€ì´ë° ìœ„ë°˜!
- í•´ê²° ë°©ë²•:
  1. Clock period ì¦ê°€ (ì£¼íŒŒìˆ˜ ë‚®ì¶¤)
  2. Optimization effort ì¦ê°€
  3. RTL ì½”ë“œ ìµœì í™” (íŒŒì´í”„ë¼ì¸ ì¶”ê°€ ë“±)

---

### Step 4: ë°°ì¹˜ ë° ë°°ì„  (Place & Route with Innovus)

#### 4-1. MMMC ì„¤ì • íŒŒì¼ ìƒì„±

```
cd ~/JSilicon2/scripts
mkdir -p innovus
```

```
# MMMC (Multi-Mode Multi-Corner) ì„¤ì •
vi innovus/mmmc.tcl
```

```
###############################################################################
# MMMC Setup for JSilicon
###############################################################################

set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set sdc_file $project_root/work/synthesis/tt_um_Jsilicon_synth.sdc

# Library set
create_library_set -name LIB_TYPICAL \
    -timing $tech_lib

# RC corner
create_rc_corner -name RC_TYPICAL \
    -temperature 27

# Delay corner
create_delay_corner -name DELAY_TYPICAL \
    -library_set LIB_TYPICAL \
    -rc_corner RC_TYPICAL

# Constraint mode
create_constraint_mode -name CONSTRAINTS \
    -sdc_files $sdc_file

# Analysis view
create_analysis_view -name VIEW_TYPICAL \
    -constraint_mode CONSTRAINTS \
    -delay_corner DELAY_TYPICAL

# Set analysis view
set_analysis_view -setup VIEW_TYPICAL -hold VIEW_TYPICAL

puts "MMMC setup complete"
```

#### 4-2. P&R ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

```
# Innovus P&R ìŠ¤í¬ë¦½íŠ¸
vi innovus/pnr_flow.tcl
```

```
###############################################################################
# Innovus P&R Flow for JSilicon
###############################################################################

puts "========================================="
puts "JSilicon P&R Flow - FreePDK45"
puts "========================================="
puts ""

# Project paths
set project_root [file normalize ../../]
set init_mmmc_file $project_root/scripts/innovus/mmmc.tcl
set init_lef_file $project_root/tech/lef/gscl45nm.lef
set init_verilog $project_root/results/netlist/tt_um_Jsilicon_synth.v
set init_top_cell tt_um_Jsilicon

puts "Initializing design..."
init_design

# Floorplan
puts "========================================="
puts "Step 1: Floorplan"
puts "========================================="
floorPlan -r 1.0 0.70 10.0 10.0 10.0 10.0

puts "Floorplan created"
puts "  Die area: [dbGet top.fPlan.box]"
puts ""

# Power planning
puts "========================================="
puts "Step 2: Power Planning"
puts "========================================="
catch {addRing -nets {VDD VSS} -width 2.0 -spacing 1.0 -layer metal1}

# Placement
puts "========================================="
puts "Step 3: Placement"
puts "========================================="
place_design

saveDesign $project_root/work/pnr/jsilicon_placed.enc

# Pre-CTS optimization
optDesign -preCTS

# CTS
puts "========================================="
puts "Step 4: Clock Tree Synthesis"
puts "========================================="
create_ccopt_clock_tree_spec
ccopt_design

saveDesign $project_root/work/pnr/jsilicon_cts.enc

# Post-CTS optimization
optDesign -postCTS

# Routing
puts "========================================="
puts "Step 5: Routing"
puts "========================================="
routeDesign

# Post-route optimization
puts "========================================="
puts "Step 6: Post-Route Optimization"
puts "========================================="
optDesign -postRoute

# Reports
puts "========================================="
puts "Generating Reports"
puts "========================================="

set report_dir $project_root/reports/pnr
file mkdir $report_dir

report_timing -max_paths 10 > $report_dir/timing_final.rpt
report_power > $report_dir/power_final.rpt
report_area > $report_dir/area_final.rpt
summaryReport -outfile $report_dir/summary.rpt

# Write outputs
set result_dir $project_root/results
defOut -floorplan -netlist -routing $result_dir/def/tt_um_Jsilicon.def
saveNetlist $result_dir/netlist/tt_um_Jsilicon_final.v
saveDesign $project_root/work/pnr/jsilicon_final.enc

puts ""
puts "========================================="
puts "P&R COMPLETE!"
puts "========================================="
puts ""

exit
```

### Final (scripts/innovus/pnr_flow.tcl)

```
################################################################################
# Innovus P&R Flow Script
# Design: tt_um_Jsilicon
# PDK: FreePDK45 (gscl45nm)
################################################################################

set DESIGN_NAME "tt_um_Jsilicon"

puts "=========================================="
puts "P&R Flow for $DESIGN_NAME"
puts "PDK: FreePDK45 (gscl45nm)"
puts "=========================================="

################################################################################
# 1. ë¼ì´ë¸ŒëŸ¬ë¦¬ ì„¤ì •
################################################################################
puts "\n1. Setting up libraries..."

# LEF íŒŒì¼ (í”„ë¡œì íŠ¸ tech ë””ë ‰í† ë¦¬)
set lef_file "../../tech/lef/gscl45nm.lef"

if { [file exists $lef_file] } {
    read_physical -lef $lef_file
    puts "  âœ“ Read LEF: $lef_file"
} else {
    puts "ERROR: LEF file not found: $lef_file"
    exit 1
}

# Timing library
set lib_file "../../tech/lib/gscl45nm.lib"

if { [file exists $lib_file] } {
    read_timing_library $lib_file
    puts "  âœ“ Read timing lib: $lib_file"
} else {
    puts "ERROR: Timing library not found: $lib_file"
    exit 1
}

################################################################################
# 2. ë„·ë¦¬ìŠ¤íŠ¸ ì½ê¸°
################################################################################
puts "\n2. Reading netlist..."

if { ![file exists ../../results/netlist/${DESIGN_NAME}_synth.v] } {
    puts "ERROR: Synthesized netlist not found!"
    puts "Expected: ../../results/netlist/${DESIGN_NAME}_synth.v"
    exit 1
}

read_netlist ../../results/netlist/${DESIGN_NAME}_synth.v
set_top_module $DESIGN_NAME

################################################################################
# 3. ë””ìì¸ ì´ˆê¸°í™”
################################################################################
puts "\n3. Initializing design..."
init_design

################################################################################
# 4. Floorplan
################################################################################
puts "\n4. Creating floorplan..."

# Core utilization 0.7, aspect ratio 1.0 (ì •ì‚¬ê°í˜•)
# Margins: 10um on all sides
floorPlan -r 1.0 0.7 10.0 10.0 10.0 10.0

# I/O í•€ ìë™ ë°°ì¹˜
setPinAssignMode -pinEditInBatch true
assignPin

################################################################################
# 5. Power Planning
################################################################################
puts "\n5. Creating power grid..."

# Global net ì—°ê²° (gscl45nmì€ vdd/gnd ì‚¬ìš©)
globalNetConnect vdd -type pgpin -pin vdd -inst * -override
globalNetConnect gnd -type pgpin -pin gnd -inst * -override
globalNetConnect vdd -type tiehi -inst *
globalNetConnect gnd -type tielo -inst *

# Power ring ìƒì„± (metal9, metal10 ì‚¬ìš©)
addRing -nets {vdd gnd} -type core_rings \
    -layer {metal9 metal10} \
    -width 2.0 -spacing 1.0 -offset 5.0

# Power stripes (metal8 vertical)
addStripe -nets {vdd gnd} \
    -layer metal8 \
    -direction vertical \
    -width 1.0 -spacing 10.0 -number_of_sets 3

# Special routing for power
sroute -connect {corePin} -nets {vdd gnd}

################################################################################
# 6. Placement
################################################################################
puts "\n6. Placing standard cells..."

# Placement ì˜µì…˜
setPlaceMode -congEffort high -timingDriven true

# Standard cell placement with optimization
place_opt_design

# Pre-CTS optimization
optDesign -preCTS

################################################################################
# 7. Clock Tree Synthesis (CTS)
################################################################################
puts "\n7. Building clock tree..."

# Clock constraint
# FreePDK45 (45nm)ëŠ” ë” ë¹ ë¥¸ í´ë½ ê°€ëŠ¥
# 10ns = 100MHz
create_clock -name clk -period 10.0 [get_ports clk]
set_clock_uncertainty 0.5 [get_clocks clk]

# Input/Output delays
set_input_delay -clock clk -max 2.0 [remove_from_collection [all_inputs] [get_ports clk]]
set_output_delay -clock clk -max 2.0 [all_outputs]

# Clock tree synthesis (ìµœì‹  Innovus)
puts "Running clock tree synthesis..."
clock_opt_design

# Post-CTS optimization
optDesign -postCTS

################################################################################
# 8. Routing
################################################################################
puts "\n8. Routing design..."

# Routing ì˜µì…˜
setNanoRouteMode -drouteFixAntenna true
setNanoRouteMode -droutePostRouteSwapVia true

# Detail routing
routeDesign

# Post-route optimization
optDesign -postRoute

################################################################################
# 9. Filler ì¶”ê°€
################################################################################
puts "\n9. Adding filler cells..."

# gscl45nm filler cells
# LEFì—ì„œ filler cell ì´ë¦„ í™•ì¸ í•„ìš”
# ì¼ë°˜ì ìœ¼ë¡œ FILLë¡œ ì‹œì‘
setFillerMode -corePrefix FILL -core "FILL*"
addFiller

################################################################################
# 10. ê²€ì¦
################################################################################
puts "\n10. Running verification..."

# Geometry check
verifyGeometry -report ../../reports/pnr/geometry.rpt

# Connectivity check
verifyConnectivity -report ../../reports/pnr/connectivity.rpt

################################################################################
# 11. íƒ€ì´ë° ë¶„ì„
################################################################################
puts "\n11. Generating timing reports..."

# Setup timing (max delay)
report_timing -max_paths 10 -nworst 1 -delay_type max \
    > ../../reports/pnr/timing_setup.rpt

# Hold timing (min delay)
report_timing -max_paths 10 -nworst 1 -delay_type min \
    > ../../reports/pnr/timing_hold.rpt

# Timing summary
report_timing_summary > ../../reports/pnr/timing_summary.rpt

# Check for violations
report_constraint -all_violators > ../../reports/pnr/violations.rpt

################################################################################
# 12. ë©´ì  ë° ì „ë ¥ ë¦¬í¬íŠ¸
################################################################################
puts "\n12. Generating area and power reports..."

report_area > ../../reports/pnr/area.rpt
report_power > ../../reports/pnr/power.rpt

################################################################################
# 13. ì¶œë ¥ íŒŒì¼ ì €ì¥
################################################################################
puts "\n13. Saving outputs..."

# DEF íŒŒì¼ ì €ì¥
defOut -floorplan -netlist -routing ../../results/def/${DESIGN_NAME}.def

# Final netlist ì €ì¥
saveNetlist ../../results/netlist/${DESIGN_NAME}_final.v

# ë””ìì¸ ë°ì´í„°ë² ì´ìŠ¤ ì €ì¥
saveDesign ${DESIGN_NAME}_final.enc

# Summary report
summaryReport -outFile ../../reports/pnr/summary.rpt

################################################################################
# ì™„ë£Œ
################################################################################
puts "\n=========================================="
puts "âœ“ P&R Flow Completed Successfully!"
puts "=========================================="
puts "\nGenerated files:"
puts "  DEF:     ../../results/def/${DESIGN_NAME}.def"
puts "  Netlist: ../../results/netlist/${DESIGN_NAME}_final.v"
puts "  Reports: ../../reports/pnr/"
puts ""
puts "Key metrics:"
puts "-------------"

# íŒŒì¼ í¬ê¸° í‘œì‹œ
if { [file exists ../../results/def/${DESIGN_NAME}.def] } {
    set def_size [file size ../../results/def/${DESIGN_NAME}.def]
    puts "  DEF size: [expr $def_size / 1024] KB"
}

if { [file exists ../../results/netlist/${DESIGN_NAME}_final.v] } {
    set netlist_size [file size ../../results/netlist/${DESIGN_NAME}_final.v]
    puts "  Netlist size: [expr $netlist_size / 1024] KB"
}

puts "\nNext steps:"
puts "  1. Check timing: tail -50 ../../reports/pnr/timing_summary.rpt"
puts "  2. Run STA: Step 3 in guide"
puts "  3. Generate GDS: Step 4 in guide"
puts "=========================================="

# GUI ëª¨ë“œë©´ í™”ë©´ fit
if { [info exists gui_mode] && $gui_mode == 1 } {
    fit
}
```

```
chmod +x innovus/pnr_flow.tcl
```

#### 4-3. P&R ì‹¤í–‰

```
cd ~/JSilicon2/work/pnr

# Innovus ì‹¤í–‰
innovus

# GUI ëª¨ë“œì—ì„œ ì‹¤í–‰
cd work/pnr
# GUIì—ì„œ: source ../../scripts/innovus/pnr_flow.tcl

# Innovus ì‹¤í–‰
innovus -init ../../scripts/innovus/pnr_flow.tcl |& tee pnr.log

# Innovus ì¢…ë£Œ
innovus 3> exit

*** Memory Usage v#2 (Current mem = 3433.059M, initial mem = 839.172M) ***
*** Message Summary: 129 warning(s), 7 error(s)

--- Ending "Innovus" (totcpu=0:01:20, real=0:04:51, mem=3433.1M) ---

```



<img width="1032" height="897" alt="005" src="https://github.com/user-attachments/assets/4371ffde-a170-421f-b34f-3f917fc6ba07" />



**ì‹¤í–‰ ê³¼ì • (ì˜ˆìƒ 10-15ë¶„):**
```
1. Design initialization [~1ë¶„]
2. Floorplanning         [~30ì´ˆ]
3. Placement             [~3ë¶„]
4. CTS                   [~2ë¶„]
5. Routing               [~5ë¶„]
6. Optimization          [~3ë¶„]
7. Report generation     [~30ì´ˆ]
```

#### 4-4. P&R ê²°ê³¼ í™•ì¸

```
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼
echo "=== Generated Files ==="
ls -lh results/def/tt_um_Jsilicon.def âœ— ì—†ìŒ (ì•„ì§ ìƒì„±ì „)
ls -lh results/netlist/tt_um_Jsilicon_synth.v

# Summary ë¦¬í¬íŠ¸
echo ""
echo "=== P&R Summary ==="
cat reports/pnr/summary.rpt
```

* DEF íŒŒì¼ì´ë€?
   * DEF (Design Exchange Format) íŒŒì¼ì€ ë¬¼ë¦¬ì  ë°°ì¹˜ ì •ë³´ë¥¼ ë‹´ê³  ìˆëŠ” íŒŒì¼ì…ë‹ˆë‹¤.

* ì£¼ìš” ë‚´ìš©
   * ì…€ ë°°ì¹˜ (Placement): ê° í‘œì¤€ ì…€ì˜ x, y ì¢Œí‘œ
   * ë¼ìš°íŒ… (Routing): ê¸ˆì† ë°°ì„  ì •ë³´
   * í•€ ìœ„ì¹˜: I/O í•€ì˜ ë¬¼ë¦¬ì  ìœ„ì¹˜
   * ë‹¤ì´ í¬ê¸°: ì¹©ì˜ ì‹¤ì œ ë¬¼ë¦¬ì  í¬ê¸°
   * ì „ì›/ê·¸ë¼ìš´ë“œ ë„¤íŠ¸ì›Œí¬: Power grid ì •ë³´


**ì£¼ìš” ë©”íŠ¸ë¦­:**

```bash
# íƒ€ì´ë°
grep -A 10 "Timing Summary" reports/pnr/summary.rpt

# ë©´ì 
grep -A 5 "Design Area" reports/pnr/summary.rpt

# ì „ë ¥
grep -A 10 "Power" reports/pnr/power_final.rpt
```

---

### Step 5: ê²°ê³¼ ë¶„ì„ ë° ê²€ì¦

#### 5-1. íƒ€ì´ë° ê²€ì¦

```bash
cd ~/JSilicon2/reports/pnr

# Setup íƒ€ì´ë° ì²´í¬
echo "=== Setup Timing (ìµœëŒ€ ë™ì‘ ì£¼íŒŒìˆ˜) ==="
grep -A 20 "Setup mode" timing_final.rpt | head -25

# Hold íƒ€ì´ë° ì²´í¬
echo ""
echo "=== Hold Timing (ìµœì†Œ ì§€ì—°) ==="
grep -A 20 "Hold mode" timing_final.rpt | head -25
```

**íƒ€ì´ë° í•´ì„:**
- **WNS (Worst Negative Slack)**: ê°€ì¥ ë‚˜ìœ ê²½ë¡œì˜ slack
  - WNS > 0: íƒ€ì´ë° ë§Œì¡± âœ…
  - WNS < 0: íƒ€ì´ë° ìœ„ë°˜ âŒ
- **TNS (Total Negative Slack)**: ëª¨ë“  ìœ„ë°˜ ê²½ë¡œì˜ slack í•©
  - TNS = 0: ëª¨ë“  ê²½ë¡œ ë§Œì¡± âœ…

#### 5-2. ë©´ì  ë¶„ì„

```bash
# ë©´ì  ìƒì„¸ í™•ì¸
cat reports/pnr/area_final.rpt
```

**ë©´ì  ë¶„ë¥˜:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Total Chip Area: ~3000 umÂ²      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Standard Cells:   ~1800 umÂ² 60% â”‚
â”‚ Routing:          ~1200 umÂ² 40% â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Sequential:       ~400 umÂ²  13% â”‚
â”‚ Combinational:    ~1400 umÂ² 47% â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### 5-3. ì „ë ¥ ë¶„ì„

```bash
# ì „ë ¥ ì†Œëª¨ í™•ì¸
cat reports/pnr/power_final.rpt | head -30
```

**ì „ë ¥ ë¶„ë¥˜:**
```
Total Power: ~100 mW
â”œâ”€ Dynamic Power:  ~70 mW  (70%)
â”‚  â”œâ”€ Switching:   ~50 mW
â”‚  â””â”€ Internal:    ~20 mW
â””â”€ Leakage Power:  ~30 mW  (30%)
```

#### 5-4. ë ˆì´ì•„ì›ƒ ì‹œê°í™”

```bash
# Innovus GUIì—ì„œ ì—´ê¸°
cd ~/JSilicon2/work/pnr
innovus

# Innovus í”„ë¡¬í”„íŠ¸ì—ì„œ:
# > restoreDesign jsilicon_final.enc
# > fit
# > gui_show -all
```

**GUI í™•ì¸ ì‚¬í•­:**
- [ ] ì…€ë“¤ì´ ê· ì¼í•˜ê²Œ ë°°ì¹˜ë˜ì—ˆëŠ”ê°€?
- [ ] í´ë¡ íŠ¸ë¦¬ê°€ ëŒ€ì¹­ì ìœ¼ë¡œ êµ¬ì„±ë˜ì—ˆëŠ”ê°€?
- [ ] ë°°ì„  í˜¼ì¡ë„ê°€ ê³¼ë„í•˜ì§€ ì•Šì€ê°€?
- [ ] DRC ìœ„ë°˜ì´ ì—†ëŠ”ê°€?

---

## ğŸ“Š ê²°ê³¼ ë¶„ì„

### ì¢…í•© ì„±ëŠ¥ ì§€í‘œ

#### JSilicon ìµœì¢… ê²°ê³¼

| í•­ëª© | ëª©í‘œ | ì‹¤ì œ ê²°ê³¼ | ë‹¬ì„± ì—¬ë¶€ |
|------|------|-----------|-----------|
| **í´ë¡ ì£¼íŒŒìˆ˜** | 200 MHz | 200 MHz | âœ… |
| **íƒ€ì´ë° (WNS)** | > 0 | +216 ps | âœ… |
| **ê²Œì´íŠ¸ ìˆ˜** | < 1000 | 595 | âœ… |
| **ë©´ì ** | < 5000 umÂ² | 2958 umÂ² | âœ… |
| **ì „ë ¥** | < 150 mW | ~100 mW | âœ… |

### ìƒì„¸ ë©”íŠ¸ë¦­

#### 1. íƒ€ì´ë° ë©”íŠ¸ë¦­

```
Clock Period:              5.000 ns (200 MHz)
Setup WNS:                 0.217 ns âœ“
Setup TNS:                 0.000 ns âœ“
Hold WNS:                  0.050 ns âœ“
Hold TNS:                  0.000 ns âœ“
Max Fanout:                42 (clk)
Critical Path Stages:      ~15 gates
```

#### 2. ë©´ì  ë©”íŠ¸ë¦­

```
Total Die Area:            2958.316 umÂ²
Standard Cell Area:        1785.687 umÂ²
Utilization:               60.4%
Number of Cells:           595
  - Sequential:            42 (7.1%)
  - Combinational:         553 (92.9%)
Number of Nets:            ~700
Average Fanout:            1.8
```

#### 3. ì „ë ¥ ë©”íŠ¸ë¦­ (@ 200MHz, 1.1V, 27Â°C)

```
Total Power:               ~100 mW
  - Dynamic Power:         ~70 mW (70%)
    * Switching:           ~50 mW
    * Internal:            ~20 mW
  - Leakage Power:         ~30 mW (30%)

Power Breakdown by Module:
  - ALU:                   ~25 mW (25%)
  - Register File:         ~20 mW (20%)
  - FSM:                   ~15 mW (15%)
  - Others:                ~40 mW (40%)
```

#### 4. ë¬¼ë¦¬ì  íŠ¹ì„±

```
Die Dimensions:            ~54 x 54 um
Aspect Ratio:              1.0
Number of Metal Layers:    10
Routing Congestion:        Low (<50%)
Clock Tree:
  - Clock Sinks:           42
  - Clock Skew:            <100 ps
  - Clock Latency:         ~500 ps
```

### ë¹„êµ ë¶„ì„

#### ê³µì • ê¸°ìˆ  ë¹„êµ

| ê³µì • | JSilicon (45nm) | ì˜ˆìƒ (28nm) | ì˜ˆìƒ (7nm) |
|------|-----------------|-------------|------------|
| ë©´ì  | 2958 umÂ² | ~1600 umÂ² | ~400 umÂ² |
| ì „ë ¥ | 100 mW | ~50 mW | ~15 mW |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~500 MHz | ~2 GHz |

#### ìµœì í™” ì—¬ì§€

| í•­ëª© | í˜„ì¬ | ìµœì í™” í›„ ì˜ˆìƒ | ë°©ë²• |
|------|------|---------------|------|
| ë©´ì  | 2958 umÂ² | ~2500 umÂ² | Clock gating, ë…¼ë¦¬ ê°„ì†Œí™” |
| ì „ë ¥ | 100 mW | ~70 mW | ë™ì  ì „ì••/ì£¼íŒŒìˆ˜ ì¡°ì • |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~250 MHz | Pipeline ì¶”ê°€ |

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ìì£¼ ë°œìƒí•˜ëŠ” ì˜¤ë¥˜

#### 1. í•©ì„± ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Could not find module 'tt_um_Jsilicon'`

**ì›ì¸:** RTL íŒŒì¼ ì½ê¸° ì‹¤íŒ¨ ë˜ëŠ” ëª¨ë“ˆëª… ë¶ˆì¼ì¹˜

**í•´ê²°:**
```bash
# RTL íŒŒì¼ í™•ì¸
ls -lh src/*.v

# ëª¨ë“ˆëª… í™•ì¸
grep "^module" src/jsilicon.v

# ìŠ¤í¬ë¦½íŠ¸ì—ì„œ ì˜¬ë°”ë¥¸ ì´ë¦„ ì‚¬ìš©
# elaborate tt_um_Jsilicon  (ëŒ€ì†Œë¬¸ì ì •í™•íˆ!)
```

#### 2. íƒ€ì´ë° ìœ„ë°˜

**ì˜¤ë¥˜:** `WNS: -0.5 ns (Timing violated)`

**ì›ì¸:** Critical path ì§€ì—°ì´ í´ë¡ ì£¼ê¸°ë¥¼ ì´ˆê³¼

**í•´ê²° ë°©ë²•:**

1. **í´ë¡ ì£¼ê¸° ì¦ê°€** (ê°€ì¥ ê°„ë‹¨)
```tcl
# jsilicon.sdc ìˆ˜ì •
create_clock -name clk -period 6.0 [get_ports clk]  # 5.0 â†’ 6.0
```

2. **í•©ì„± ìµœì í™” ê°•í™”**
```tcl
# synthesis.tcl ìˆ˜ì •
set_db syn_generic_effort high
set_db syn_map_effort high
set_db syn_opt_effort high
```

3. **RTL ìµœì í™”**
- ì¡°í•© ë…¼ë¦¬ ê²½ë¡œ ë‹¨ì¶•
- Pipeline stage ì¶”ê°€
- ë³‘ë ¬ ì²˜ë¦¬ êµ¬ì¡°ë¡œ ë³€ê²½

#### 3. LEF/Liberty íŒŒì¼ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Cannot find library file 'gscl45nm.lib'`

**ì›ì¸:** íŒŒì¼ ê²½ë¡œ ë¬¸ì œ

**í•´ê²°:**
```bash
# íŒŒì¼ ì¡´ì¬ í™•ì¸
ls -lh ~/JSilicon2/tech/lib/gscl45nm.lib
ls -lh ~/JSilicon2/tech/lef/gscl45nm.lef

# ì ˆëŒ€ ê²½ë¡œ ì‚¬ìš©
set tech_lib [file normalize ~/JSilicon2/tech/lib/gscl45nm.lib]
```

#### 4. Innovus OA ì˜¤ë¥˜

**ì˜¤ë¥˜:** `OpenAccess (OA) shared library installation is older`

**ì›ì¸:** OA_HOME í™˜ê²½ ë³€ìˆ˜ ì¶©ëŒ

**í•´ê²°:**
```bash
# OA_HOME ì œê±°
unset OA_HOME

# .bashrcì— ì¶”ê°€
echo "unset OA_HOME" >> ~/.bashrc
source ~/.bashrc
```

#### 5. ë¼ì´ì„ ìŠ¤ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `License checkout failed`

**ì›ì¸:** ë¼ì´ì„ ìŠ¤ ì„œë²„ ì—°ê²° ì‹¤íŒ¨

**í•´ê²°:**
```bash
# ë¼ì´ì„ ìŠ¤ ì„œë²„ í™•ì¸
echo $CDS_LIC_FILE

# Ping í…ŒìŠ¤íŠ¸
ping license.server.edu

# ë¼ì´ì„ ìŠ¤ ìƒíƒœ í™•ì¸
lmstat -a
```

### ë””ë²„ê¹… íŒ

#### ë¡œê·¸ íŒŒì¼ í™•ì¸

```bash
# Genus ë¡œê·¸
tail -100 work/synthesis/genus.log

# Innovus ë¡œê·¸
tail -100 work/pnr/innovus.log

# ì˜¤ë¥˜ ë©”ì‹œì§€ ê²€ìƒ‰
grep -i "error" work/synthesis/genus.log
grep -i "warning" work/synthesis/genus.log
```

#### ë‹¨ê³„ë³„ ì²´í¬í¬ì¸íŠ¸

```bash
# í•©ì„± í›„ í™•ì¸
ls -lh results/netlist/tt_um_Jsilicon_synth.v
cat reports/synthesis/qor.rpt | tail -30

# P&R í›„ í™•ì¸
ls -lh results/def/tt_um_Jsilicon.def
cat reports/pnr/summary.rpt
```

---

# ì‘ì—… ìë™í™”

* 1. run_full_flow.csh - ì „ì²´ ìë™í™” ì‹¤í–‰

```csh
chmod +x run_full_flow.csh
./run_full_flow.csh
```

  * Synthesis â†’ P&R â†’ STA â†’ GDS ìƒì„±ê¹Œì§€ ìë™ ì‹¤í–‰
  * ê° ë‹¨ê³„ë§ˆë‹¤ ê²°ê³¼ í™•ì¸ ë° ê³„ì† ì—¬ë¶€ í™•ì¸

* 2. check_status.csh - í˜„ì¬ ìƒíƒœ í™•ì¸

```csh
chmod +x check_status.csh
./check_status.csh
```

   * ê° ë‹¨ê³„ë³„ ì™„ë£Œ ì—¬ë¶€ ì²´í¬
   * ë¦¬í¬íŠ¸ ìš”ì•½ í‘œì‹œ
   * ë‹¤ìŒ ë‹¨ê³„ ì œì•ˆ

* 3. generate_gds.csh - GDS ìƒì„± ë° í…Œì´í”„ì•„ì›ƒ ì¤€ë¹„

```csh
chmod +x generate_gds.csh
./generate_gds.csh

- GDS íŒŒì¼ ìƒì„±
- DRC/LVS ì¤€ë¹„
- í…Œì´í”„ì•„ì›ƒ ì²´í¬ë¦¬ìŠ¤íŠ¸

## ğŸ”„ ì™„ì „í•œ ì„¤ê³„ íë¦„
1. RTL Synthesis (Genus)
   â”œâ”€â”€ Input:  src/*.v
   â””â”€â”€ Output: results/netlist/tt_um_Jsilicon_synth.v
               reports/synthesis/*.rpt

2. Place & Route (Innovus)
   â”œâ”€â”€ Input:  synthesized netlist
   â””â”€â”€ Output: results/def/tt_um_Jsilicon.def
               results/netlist/tt_um_Jsilicon_final.v
               reports/pnr/*.rpt

3. Static Timing Analysis (Tempus)
   â”œâ”€â”€ Input:  final netlist + DEF
   â””â”€â”€ Output: reports/sta/*.rpt

4. GDS Generation (Innovus)
   â”œâ”€â”€ Input:  placed & routed design
   â””â”€â”€ Output: results/gds/tt_um_Jsilicon.gds
               results/tt_um_Jsilicon.lef

5. Verification (Magic/Calibre)
   â”œâ”€â”€ DRC: Design Rule Check
   â”œâ”€â”€ LVS: Layout vs Schematic
   â””â”€â”€ Output: reports/drc/*.rpt
               reports/lvs/*.rpt

6. Tapeout Package
   â””â”€â”€ GDS + LEF + ê²€ì¦ ë¦¬í¬íŠ¸
```

* ğŸš€ ì‹¤í–‰ ìˆœì„œ
```csh
# 1. í˜„ì¬ ìƒíƒœ í™•ì¸
./check_status.csh

# 2-a. ì „ì²´ ìë™ ì‹¤í–‰ (ì¶”ì²œ)
./run_full_flow.csh

# ë˜ëŠ” 2-b. ë‹¨ê³„ë³„ ìˆ˜ë™ ì‹¤í–‰
cd work/synthesis
genus -f ../../scripts/genus/synthesis.tcl |& tee synthesis.log
cd ../pnr
innovus -init ../../scripts/innovus/pnr_flow.tcl |& tee pnr.log
cd ../..

# 3. GDS ìƒì„± ë° ê²€ì¦
./generate_gds.csh

# 4. ìµœì¢… ìƒíƒœ í™•ì¸
./check_status.csh
```

---

## ğŸ“š ì°¸ê³  ìë£Œ

### í•™ìŠµ ìë£Œ

#### ì˜¨ë¼ì¸ ê°•ì˜
- [Cadence Tutorial](https://www.cadence.com/en_US/home/training.html)
- [VLSI Design Flow - NPTEL](https://nptel.ac.in/courses/106/106/106106210/)
- [Digital IC Design - Coursera](https://www.coursera.org/)

#### êµì¬
1. **"Digital Integrated Circuits"** - Jan M. Rabaey
   - ë””ì§€í„¸ IC ì„¤ê³„ ê¸°ì´ˆ
2. **"CMOS VLSI Design"** - Neil Weste, David Harris
   - VLSI ì„¤ê³„ ì „ë°˜
3. **"Static Timing Analysis for Nanometer Designs"** - J. Bhasker
   - íƒ€ì´ë° ë¶„ì„ ìƒì„¸

#### ë…¼ë¬¸ ë° ë¬¸ì„œ
- [FreePDK45 Documentation](https://github.com/baichen318/FreePDK45)
- [Cadence Genus User Guide](https://support.cadence.com/)
- [Innovus User Guide](https://support.cadence.com/)

### ê´€ë ¨ í”„ë¡œì íŠ¸

#### ì˜¤í”ˆì†ŒìŠ¤ í”„ë¡œì„¸ì„œ
- [PicoRV32](https://github.com/YosysHQ/picorv32) - RISC-V í”„ë¡œì„¸ì„œ
- [BOOM](https://github.com/riscv-boom/riscv-boom) - Out-of-Order RISC-V
- [OpenSPARC](https://www.oracle.com/servers/technologies/opensparc-overview.html)

#### ì˜¤í”ˆì†ŒìŠ¤ PDK
- [SkyWater 130nm](https://github.com/google/skywater-pdk)
- [ASAP7](http://asap.asu.edu/asap/)
- [FreePDK45](https://github.com/baichen318/FreePDK45)

### ìœ ìš©í•œ ë„êµ¬

#### EDA Tools (ì˜¤í”ˆì†ŒìŠ¤)
- [Yosys](https://github.com/YosysHQ/yosys) - Synthesis
- [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD) - P&R
- [Magic](http://opencircuitdesign.com/magic/) - Layout
- [ngspice](http://ngspice.sourceforge.net/) - SPICE ì‹œë®¬ë ˆì´ì…˜

#### ê²€ì¦ ë„êµ¬
- [Verilator](https://www.veripool.org/verilator/) - RTL ì‹œë®¬ë ˆì´í„°
- [GTKWave](http://gtkwave.sourceforge.net/) - íŒŒí˜• ë·°ì–´
- [Icarus Verilog](http://iverilog.icarus.com/) - Verilog ì‹œë®¬ë ˆì´í„°

---

## ğŸ“ í•™ìŠµ í‰ê°€

### ì²´í¬ë¦¬ìŠ¤íŠ¸

ì™„ë£Œí•œ í•­ëª©ì— ì²´í¬í•˜ì„¸ìš”:

#### ê¸°ì´ˆ ì´í•´
- [ ] RTL ì½”ë“œë¥¼ ì½ê³  ì´í•´í•  ìˆ˜ ìˆë‹¤
- [ ] ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ì„ ì„¤ëª…í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ì œì•½ ì¡°ê±´ì˜ ì˜ë¯¸ë¥¼ ì•ˆë‹¤

#### í•©ì„± (Synthesis)
- [ ] Genusë¡œ í•©ì„±ì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] QoR ë¦¬í¬íŠ¸ë¥¼ ì½ê³  í•´ì„í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ìœ„ë°˜ì„ ìˆ˜ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë©´ì -ì†ë„ íŠ¸ë ˆì´ë“œì˜¤í”„ë¥¼ ì´í•´í•œë‹¤

#### ë°°ì¹˜ë°°ì„  (P&R)
- [ ] Innovusë¡œ P&Rì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] Floorplanì„ ì´í•´í•˜ê³  ì¡°ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë ˆì´ì•„ì›ƒì„ ì‹œê°ì ìœ¼ë¡œ í™•ì¸í–ˆë‹¤
- [ ] DRC/LVS ê°œë…ì„ ì´í•´í•œë‹¤

#### ê²€ì¦
- [ ] Setup/Hold íƒ€ì´ë°ì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤
- [ ] Critical pathë¥¼ ë¶„ì„í•  ìˆ˜ ìˆë‹¤
- [ ] ì „ë ¥ ì†Œëª¨ë¥¼ ê³„ì‚°í•˜ê³  ë¶„ì„í•  ìˆ˜ ìˆë‹¤

### ì‹¬í™” ê³¼ì œ

#### Level 1: íŒŒë¼ë¯¸í„° ë³€ê²½
1. í´ë¡ ì£¼íŒŒìˆ˜ë¥¼ 100MHz â†’ 300MHzë¡œ ë³€ê²½í•˜ê³  ê²°ê³¼ ë¹„êµ
2. Utilizationì„ 50% â†’ 80%ë¡œ ë³€ê²½í•˜ê³  ë©´ì  ë³€í™” ê´€ì°°
3. ë‹¤ë¥¸ synthesis effort ì„¤ì •ìœ¼ë¡œ QoR ë¹„êµ

#### Level 2: ì„¤ê³„ ìˆ˜ì •
1. ALUì— ê³±ì…ˆê¸° ì¶”ê°€
2. Register fileì„ 8ê°œ â†’ 16ê°œë¡œ í™•ì¥
3. Pipeline stage ì¶”ê°€í•˜ì—¬ ì£¼íŒŒìˆ˜ í–¥ìƒ

#### Level 3: ìµœì í™”
1. Clock gatingìœ¼ë¡œ ì „ë ¥ ì†Œëª¨ 20% ê°ì†Œ
2. Multi-cycle path í™œìš©ìœ¼ë¡œ íƒ€ì´ë° ê°œì„ 
3. Custom floorplanìœ¼ë¡œ ë©´ì  10% ê°ì†Œ

---

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

ì´ í”„ë¡œì íŠ¸ëŠ” **MIT License** í•˜ì— ë°°í¬ë©ë‹ˆë‹¤.

```
MIT License

Copyright (c) 2025 JSilicon Project

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

---

## ğŸ™ Reference

- **FreePDK45**: baichen318ë‹˜ì˜ ì˜¤í”ˆì†ŒìŠ¤ PDK
- **Cadence**: êµìœ¡ìš© íˆ´ ì œê³µ
- **ì˜¤í”ˆì†ŒìŠ¤ ì»¤ë®¤ë‹ˆí‹°**: ì§€ì†ì ì¸ ì§€ì›ê³¼ í”¼ë“œë°±
- **GitHub**: [https://github.com/YOUR_USERNAME/JSilicon2](https://github.com/YOUR_USERNAME/JSilicon2)

---

