<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>
      Simulating the Board
    </title>
    <meta name="Approver" content="Technical Publications" />
    <meta name="Author" content="Technical Publications" />
    <meta name="CreateDate" content="2012-10-10" />
    <meta name="CreateTime" content="1349876211" />
    <meta name="DataType" content="Manuals" />
    <meta name="Description" content="UG" />
    <meta name="DocTitle" content="OrCAD Capture User Guide" />
    <meta name="DocType" content="User Guide" />
    <meta name="FileTitle" content="Simulating the Board" />
    <meta name="Keywords" content="" />
    <meta name="FileType" content="Chapter" />
    <meta name="Keyword" content="cap_ug" />
    <meta name="Language" content="English" />
    <meta name="ModifiedDate" content="2012-10-10" />
    <meta name="ModifiedTime" content="1349876211" />
    <meta name="NextFile"
    content="NC%2BVHDL%2Bin%2BBatch%2BMode.html" />
    <meta name="Group" content="" />
    <meta name="Platform" content="All," />
    <meta name="PrevFile"
    content="Generating%2Ba%2Bpart%2Bfor%2BFPGA%2Bprojects.html" />
    <meta name="Product"
    content="Allegro Design Entry CIS,OrCAD Capture," />
    <meta name="ProductFamily"
    content="Silicon-Package-Board Co-Design,Silicon-Package-Board Co-Design," />
    <meta name="ProductVersion" content="16.6" />
    <meta name="RightsManagement"
    content="Copyright 2011-2012 Cadence Design Systems Inc." />
    <meta name="Title"
    content="OrCAD Capture User Guide -- Simulating the Board" />
    <meta name="Version" content="16.6" />
    <meta name="Renderer" content="WIKI" />
    <meta name="SpaceKey" content="capug166" />
    <link href="styles/site.css" rel="stylesheet"
    type="text/css" />
    <meta content="text/html; charset=UTF-8"
    http-equiv="Content-Type" />
  </head>
  <body style="margin-left: 5%;background-color: #FFFFFF;">
    <a xmlns:html="http://www.w3.org/1999/xhtml" id="pagetop"
    name="pagetop"></a> <a
    xmlns:html="http://www.w3.org/1999/xhtml" id="firstpage"
    name="firstpage"></a> <!-- Begin Buttons -->
     
    <table xmlns:html="http://www.w3.org/1999/xhtml" border="0"
    cellpadding="0" cellspacing="0" width="650">
      <tbody>
        <tr>
          <td colspan="10" height="36" width="650">
            <img height="34" src="../support/header_doc.gif"
            width="650" />
          </td>
        </tr>
        <tr>
          <td height="20" width="59">
            <a href="javascript:openLibrary()"><img
            alt="View Library" border="0" height="20"
            src="../support/nav2_library.gif" width="59" /></a>
          </td>
          <td height="20" width="73">
            <a href="cap_ugTOC.html"><img alt="Table of Contents"
            border="0" src="../support/nav2_toc.gif" /></a>
          </td>
          <td height="20" width="46">
            <img alt="Index" border="0"
            src="../support/nav2_index_b.gif" />
          </td>
          <td>
            <a href="Generating_a_part_for_FPGA_projects.html"><img
            alt="Previous" border="0"
            src="../support/nav2_previous.gif" /></a>
          </td>
          <td>
            <a href="NC_VHDL_in_Batch_Mode.html"><img alt="Next"
            border="0" src="../support/nav_next.gif" /></a>
          </td>
          <td height="20">
            <a href="cap_ug.pdf"><img alt="Open PDF to print book"
            border="0" height="20" src="../support/nav2_print.gif"
            width="114" /></a>
          </td>
          <td height="20" width="61">
            <img src="../support/nav2_black.gif" />
          </td>
          <td height="20" width="76">
            <a href="/feedback.htm"><img alt="Email Comments"
            border="0" height="20"
            src="../support/nav2_feedback.gif" width="76" /></a>
          </td>
          <td height="20" width="43">
            <a href="../cdsuser/help.html"><img
            alt="Help Using Documentation" border="0" height="20"
            src="../support/nav2_help.gif" width="43" /></a>
          </td>
          <td height="20" width="37">
            <a href="/exitsearch.htm"><img
            alt="Shut Down Cadence Documentation Server" border="0"
            height="20" src="../support/nav2_exit.gif"
            width="37" /></a>
          </td>
        </tr>
      </tbody>
    </table><!-- End Buttons -->
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <div id="main-header">
      <a xmlns="" id="SimulatingtheBoard"
      name="SimulatingtheBoard"></a> 
      <h1 xmlns="" style=" margin: 4px 0 4px;">
        <span>Simulating the Board</span>
      </h1>
    </div>
    <div class="wiki-content group" id="main-content">
      <p>
        Board-level simulation provides a method for you to
        simulate your entire PCB design (including any programmable
        logic devices created as FPGA projects in Capture) before
        migrating it to your board layout tool. You can create a
        test bench to provide stimulus and a design netlist for
        board-level simulation (only) with either VHDL or Verilog,
        by specifying one or the other in the Board Simulation tab
        of the Preferences dialog box.
      </p>
      <h2 id="SimulatingtheBoard-ChoosinganHDLforboardsimulation">
        Choosing an HDL for board simulation
      </h2>
      <p>
        You can use either VHDL or Verilog as the hardware
        development language for board simulation. When you
        simulate your PCB design, Capture creates a netlist, in the
        HDL that you specify, and uses it as the design source for
        the simulation.
      </p>
      <div class="panelMacro">
        <table class="warningMacro">
          <colgroup>
            <col width="24" />
            <col />
          </colgroup>
          <tr>
            <td valign="top">
              <img align="absmiddle" alt="" border="0" height="16"
              src="images/icons/emoticons/forbidden.png"
              width="16" />
            </td>
            <td>
              <p>
                Be sure that, when you choose an HDL for board
                simulation, you choose an HDL that does not
                conflict with the elements of your design. That is,
                if your design includes Verilog components, you
                must choose Verilog as the board simulation HDL.
                Mixed Verilog/VHDL designs are not supported in
                this release of Capture.
              </p>
            </td>
          </tr>
        </table>
      </div>
      <p>
        To choose an HDL for board simulation:
      </p>
      <ol>
        <li>
          Choose the Preferences command from the Options menu.
          Capture displays the Preferences dialog box.
        </li>
        <li>
          Select the Board Simulation tab.
        </li>
        <li>
          Select either Verilog or VHDL as the hardware development
          language to be used for board simulation.
        </li>
        <li>
          Click OK.
        </li>
      </ol>
      <h2
      id="SimulatingtheBoard-StartingNCVHDLorNCVerilogforboard-levelsimulation">
        Starting NC VHDL or NC Verilog for board-level simulation
      </h2>
      <p>
        NC VHDL and NC Verilog, collectively, comprise the NC
        Desktop simulation tool set that OrCAD provides. This tool
        set provides the means by which you can simulate your
        Capture design at the board level. For the specifics of
        working with the NC Desktop tools, please refer to your NC
        Desktop documentation.
      </p>
      <p>
        To start NC VHDL or NC Verilog for board-level simulation:
      </p>
      <ol>
        <li>
          Choose the Board simulation command from the Tools menu.
          Capture displays the NC Verilog Simulation dialog box or
          the NC VHDL Simulation dialog box, depending on the
          option you specified in the Board Simulation tab of the
          Preferences dialog box.
        </li>
        <li>
          Choose the Use Interactive option.<br />
           or<br />
           Choose the Specify batch file option, and enter the path
          to, and name of the batch file in the text box.
        </li>
        <li>
          Click Setup. Capture displays the NC VHDL Simulation
          Setup dialog box or the NC Verilog Simulation Setup
          dialog box, depending on the option you specified in the
          Board Simulation tab of the Preferences dialog box.
        </li>
      </ol>
    </div>
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <hr xmlns:html="http://www.w3.org/1999/xhtml" align="left" />
    <div xmlns:html="http://www.w3.org/1999/xhtml"
    style="text-align: left;">
      <!-- Begin Buttons -->
      <table border="0" cellpadding="0" cellspacing="0"
      width="650">
        <tbody>
          <tr>
            <td colspan="10" height="36" width="650">
              <img height="34" src="../support/header_doc.gif"
              width="650" />
            </td>
          </tr>
          <tr>
            <td height="20" width="59">
              <a href="javascript:openLibrary()"><img
              alt="View Library" border="0" height="20"
              src="../support/nav2_library.gif" width="59" /></a>
            </td>
            <td height="20" width="73">
              <a href="cap_ugTOC.html"><img alt="Table of Contents"
              border="0" src="../support/nav2_toc.gif" /></a>
            </td>
            <td height="20" width="46">
              <img alt="Index" border="0"
              src="../support/nav2_index_b.gif" />
            </td>
            <td>
              <a
              href="Generating_a_part_for_FPGA_projects.html"><img
              alt="Previous" border="0"
              src="../support/nav2_previous.gif" /></a>
            </td>
            <td>
              <a href="NC_VHDL_in_Batch_Mode.html"><img alt="Next"
              border="0" src="../support/nav_next.gif" /></a>
            </td>
            <td height="20">
              <a href="cap_ug.pdf"><img
              alt="Open PDF to print book" border="0" height="20"
              src="../support/nav2_print.gif" width="114" /></a>
            </td>
            <td height="20" width="61">
              <img src="../support/nav2_black.gif" />
            </td>
            <td height="20" width="76">
              <a href="/feedback.htm"><img alt="Email Comments"
              border="0" height="20"
              src="../support/nav2_feedback.gif" width="76" /></a>
            </td>
            <td height="20" width="43">
              <a href="../cdsuser/help.html"><img
              alt="Help Using Documentation" border="0" height="20"
              src="../support/nav2_help.gif" width="43" /></a>
            </td>
            <td height="20" width="37">
              <a href="/exitsearch.htm"><img
              alt="Shut Down Cadence Documentation Server"
              border="0" height="20" src="../support/nav2_exit.gif"
              width="37" /></a>
            </td>
          </tr>
        </tbody>
      </table><!-- End Buttons -->
    </div><br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">For
    support, see <a href="http://support.cadence.com"
    target="_blank">Cadence Online Support</a> service.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml"
    size="-1"><i>Copyright &#169; 2012, <a
    href="http://www.cadence.com">Cadence Design Systems,
    Inc.</a></i></font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">All
    rights reserved.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
  </body>
</html>
