CORE
../../verilog/SVA/initial1.sv
--buechi --bound 5
^\[main\.p0\] main\.counter == 0: PROVED up to bound 5$
^\[main\.p1\] main\.counter == 100: REFUTED$
^\[main\.p2\] ##1 main\.counter == 1: PROVED up to bound 5$
^\[main\.p3\] ##1 main\.counter == 100: REFUTED$
^\[main\.p4\] s_nexttime main\.counter == 1: PROVED up to bound 5$
^\[main\.p5\] always \[1:1\] main\.counter == 1: PROVED up to bound 5$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
