
oc-modbus-slave-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ee4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08009088  08009088  0000a088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800960c  0800960c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800960c  0800960c  0000a60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009614  08009614  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009614  08009614  0000a614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009618  08009618  0000a618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800961c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000447c  200001d8  080097f4  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004654  080097f4  0000b654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000172e2  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036b1  00000000  00000000  000224ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001600  00000000  00000000  00025ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001144  00000000  00000000  000271a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199d1  00000000  00000000  000282e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186e5  00000000  00000000  00041cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b210  00000000  00000000  0005a39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f55aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e08  00000000  00000000  000f55f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000fc3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800906c 	.word	0x0800906c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800906c 	.word	0x0800906c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4a07      	ldr	r2, [pc, #28]	@ (8000f10 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ef4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	4a06      	ldr	r2, [pc, #24]	@ (8000f14 <vApplicationGetIdleTaskMemory+0x30>)
 8000efa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2280      	movs	r2, #128	@ 0x80
 8000f00:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200001f4 	.word	0x200001f4
 8000f14:	20000248 	.word	0x20000248

08000f18 <UART_print>:
 * It solvs the problem of not being able to print to terminal once t
 * the RTOS starts creating tasks, queues etc...
 *
 * @param message char buffer to print
 */
void UART_print(const char* msg) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	const char* p = msg;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	60fb      	str	r3, [r7, #12]

	while(*p) {
 8000f24:	e00e      	b.n	8000f44 <UART_print+0x2c>
		while(!(huart1.Instance->SR & USART_SR_TXE)); 	// wait until TX buffer is empty
 8000f26:	bf00      	nop
 8000f28:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <UART_print+0x54>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f8      	beq.n	8000f28 <UART_print+0x10>
		huart1.Instance->DR = (*p++ & 0xFF);			// write next character
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	1c5a      	adds	r2, r3, #1
 8000f3a:	60fa      	str	r2, [r7, #12]
 8000f3c:	781a      	ldrb	r2, [r3, #0]
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <UART_print+0x54>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
	while(*p) {
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1ec      	bne.n	8000f26 <UART_print+0xe>
	}

	//HAL_UART_Transmit(&huart1,(uint8_t*)message , strlen(message), HAL_MAX_DELAY);

	while(!(huart1.Instance->SR & USART_SR_TC)); 		// wait for last byte to fully transmit
 8000f4c:	bf00      	nop
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <UART_print+0x54>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0f8      	beq.n	8000f4e <UART_print+0x36>
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	2000059c 	.word	0x2000059c

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b09c      	sub	sp, #112	@ 0x70
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f76:	f000 fe45 	bl	8001c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7a:	f000 f899 	bl	80010b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7e:	f000 f979 	bl	8001274 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f82:	f000 f923 	bl	80011cc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f86:	f000 f8f3 	bl	8001170 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f8a:	f000 f949 	bl	8001220 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // enable IDLE LINE INTERRUPT for UART2 that is connected to MAX485 module
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, modbus_rx_message, MODBUS_MSG_MAX_SIZE);
 8000f8e:	22ff      	movs	r2, #255	@ 0xff
 8000f90:	4938      	ldr	r1, [pc, #224]	@ (8001074 <main+0x104>)
 8000f92:	4839      	ldr	r0, [pc, #228]	@ (8001078 <main+0x108>)
 8000f94:	f002 faad 	bl	80034f2 <HAL_UARTEx_ReceiveToIdle_IT>
  //HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, MSG_LEN);

  UART_print("=======MODBUS SLAVE DEVICE======= \r\n");
 8000f98:	4838      	ldr	r0, [pc, #224]	@ (800107c <main+0x10c>)
 8000f9a:	f7ff ffbd 	bl	8000f18 <UART_print>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  modbus_queue_handle = xQueueCreate(5, sizeof(ModBus_type_t)); // todo: check for successful creation
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000fa4:	2005      	movs	r0, #5
 8000fa6:	f003 fc09 	bl	80047bc <xQueueGenericCreate>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a34      	ldr	r2, [pc, #208]	@ (8001080 <main+0x110>)
 8000fae:	6013      	str	r3, [r2, #0]

  if(modbus_queue_handle != NULL) {
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <main+0x110>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d007      	beq.n	8000fc8 <main+0x58>
	  //UART_print("MODBUS queue created OK");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS queue created OK\r\n", strlen("MODBUS queue created OK\r\n"), HAL_MAX_DELAY);
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fbc:	2219      	movs	r2, #25
 8000fbe:	4931      	ldr	r1, [pc, #196]	@ (8001084 <main+0x114>)
 8000fc0:	4831      	ldr	r0, [pc, #196]	@ (8001088 <main+0x118>)
 8000fc2:	f002 fa0b 	bl	80033dc <HAL_UART_Transmit>
 8000fc6:	e006      	b.n	8000fd6 <main+0x66>
  } else {
	  //UART_print("MODBUS queue failed to create");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS queue failed to create\r\n", strlen("MODBUS queue failed to create\r\n"), HAL_MAX_DELAY);
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fcc:	221f      	movs	r2, #31
 8000fce:	492f      	ldr	r1, [pc, #188]	@ (800108c <main+0x11c>)
 8000fd0:	482d      	ldr	r0, [pc, #180]	@ (8001088 <main+0x118>)
 8000fd2:	f002 fa03 	bl	80033dc <HAL_UART_Transmit>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8001090 <main+0x120>)
 8000fd8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000fdc:	461d      	mov	r5, r3
 8000fde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000fea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 fa64 	bl	80044be <osThreadCreate>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a26      	ldr	r2, [pc, #152]	@ (8001094 <main+0x124>)
 8000ffa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(get_device_diagnostics, x_task_get_device_diagnostics, osPriorityIdle + 3, 0, 128); // task to get the device parameters
 8000ffc:	4b26      	ldr	r3, [pc, #152]	@ (8001098 <main+0x128>)
 8000ffe:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_get_device_diagnostics_handle = osThreadCreate(osThread(get_device_diagnostics), NULL);
 8001010:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f003 fa51 	bl	80044be <osThreadCreate>
 800101c:	4603      	mov	r3, r0
 800101e:	4a1f      	ldr	r2, [pc, #124]	@ (800109c <main+0x12c>)
 8001020:	6013      	str	r3, [r2, #0]

  osThreadDef(print_to_terminal, x_task_print_to_terminal, osPriorityNormal, 0, 128); // task to print to UART if using UART debug
 8001022:	4b1f      	ldr	r3, [pc, #124]	@ (80010a0 <main+0x130>)
 8001024:	f107 041c 	add.w	r4, r7, #28
 8001028:	461d      	mov	r5, r3
 800102a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800102e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001032:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_print_to_terminal_handle = osThreadCreate(osThread(print_to_terminal), NULL);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f003 fa3e 	bl	80044be <osThreadCreate>
 8001042:	4603      	mov	r3, r0
 8001044:	4a17      	ldr	r2, [pc, #92]	@ (80010a4 <main+0x134>)
 8001046:	6013      	str	r3, [r2, #0]


  osThreadDef(receive_modbus, x_task_receive_modbus, osPriorityIdle + 5 , 0, 128); // task to receive MODBUS data
 8001048:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <main+0x138>)
 800104a:	463c      	mov	r4, r7
 800104c:	461d      	mov	r5, r3
 800104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001052:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001056:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_receive_modbus_handle = osThreadCreate(osThread(receive_modbus), NULL);
 800105a:	463b      	mov	r3, r7
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f003 fa2d 	bl	80044be <osThreadCreate>
 8001064:	4603      	mov	r3, r0
 8001066:	4a11      	ldr	r2, [pc, #68]	@ (80010ac <main+0x13c>)
 8001068:	6013      	str	r3, [r2, #0]
  // todo -> check successful task creation

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800106a:	f003 fa21 	bl	80044b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800106e:	bf00      	nop
 8001070:	e7fd      	b.n	800106e <main+0xfe>
 8001072:	bf00      	nop
 8001074:	20000448 	.word	0x20000448
 8001078:	200005e4 	.word	0x200005e4
 800107c:	08009088 	.word	0x08009088
 8001080:	2000063c 	.word	0x2000063c
 8001084:	080090b0 	.word	0x080090b0
 8001088:	2000059c 	.word	0x2000059c
 800108c:	080090cc 	.word	0x080090cc
 8001090:	080090f8 	.word	0x080090f8
 8001094:	2000062c 	.word	0x2000062c
 8001098:	0800912c 	.word	0x0800912c
 800109c:	20000630 	.word	0x20000630
 80010a0:	0800915c 	.word	0x0800915c
 80010a4:	20000634 	.word	0x20000634
 80010a8:	08009188 	.word	0x08009188
 80010ac:	20000638 	.word	0x20000638

080010b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b094      	sub	sp, #80	@ 0x50
 80010b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	f107 0320 	add.w	r3, r7, #32
 80010ba:	2230      	movs	r2, #48	@ 0x30
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f005 ff07 	bl	8006ed2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	4b23      	ldr	r3, [pc, #140]	@ (8001168 <SystemClock_Config+0xb8>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	4a22      	ldr	r2, [pc, #136]	@ (8001168 <SystemClock_Config+0xb8>)
 80010de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e4:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <SystemClock_Config+0xb8>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <SystemClock_Config+0xbc>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010fc:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <SystemClock_Config+0xbc>)
 80010fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <SystemClock_Config+0xbc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001110:	2302      	movs	r3, #2
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001114:	2301      	movs	r3, #1
 8001116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001118:	2310      	movs	r3, #16
 800111a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fa11 	bl	800254c <HAL_RCC_OscConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001130:	f000 fa8a 	bl	8001648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001134:	230f      	movs	r3, #15
 8001136:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001138:	2300      	movs	r3, #0
 800113a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fc74 	bl	8002a3c <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800115a:	f000 fa75 	bl	8001648 <Error_Handler>
  }
}
 800115e:	bf00      	nop
 8001160:	3750      	adds	r7, #80	@ 0x50
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40007000 	.word	0x40007000

08001170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001176:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <MX_I2C1_Init+0x54>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800117c:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <MX_I2C1_Init+0x58>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001180:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800118e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001192:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001194:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800119a:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a0:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a6:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ac:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011ae:	f001 f889 	bl	80022c4 <HAL_I2C_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011b8:	f000 fa46 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000548 	.word	0x20000548
 80011c4:	40005400 	.word	0x40005400
 80011c8:	000186a0 	.word	0x000186a0

080011cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011d2:	4a12      	ldr	r2, [pc, #72]	@ (800121c <MX_USART1_UART_Init+0x50>)
 80011d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f0:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011f2:	220c      	movs	r2, #12
 80011f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f6:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001202:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 8001204:	f002 f89a 	bl	800333c <HAL_UART_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800120e:	f000 fa1b 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000059c 	.word	0x2000059c
 800121c:	40011000 	.word	0x40011000

08001220 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <MX_USART2_UART_Init+0x50>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0c      	ldr	r3, [pc, #48]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001258:	f002 f870 	bl	800333c <HAL_UART_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001262:	f000 f9f1 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200005e4 	.word	0x200005e4
 8001270:	40004400 	.word	0x40004400

08001274 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	@ 0x28
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	4b31      	ldr	r3, [pc, #196]	@ (8001354 <MX_GPIO_Init+0xe0>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a30      	ldr	r2, [pc, #192]	@ (8001354 <MX_GPIO_Init+0xe0>)
 8001294:	f043 0304 	orr.w	r3, r3, #4
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b2e      	ldr	r3, [pc, #184]	@ (8001354 <MX_GPIO_Init+0xe0>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a29      	ldr	r2, [pc, #164]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b27      	ldr	r3, [pc, #156]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	4b23      	ldr	r3, [pc, #140]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a22      	ldr	r2, [pc, #136]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012e8:	f043 0302 	orr.w	r3, r3, #2
 80012ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001300:	4815      	ldr	r0, [pc, #84]	@ (8001358 <MX_GPIO_Init+0xe4>)
 8001302:	f000 ffc5 	bl	8002290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_RE_PIN_GPIO_Port, DE_RE_PIN_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2110      	movs	r1, #16
 800130a:	4814      	ldr	r0, [pc, #80]	@ (800135c <MX_GPIO_Init+0xe8>)
 800130c:	f000 ffc0 	bl	8002290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : user_led_Pin */
  GPIO_InitStruct.Pin = user_led_Pin;
 8001310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001316:	2301      	movs	r3, #1
 8001318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4619      	mov	r1, r3
 8001328:	480b      	ldr	r0, [pc, #44]	@ (8001358 <MX_GPIO_Init+0xe4>)
 800132a:	f000 fe2d 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_RE_PIN_Pin */
  GPIO_InitStruct.Pin = DE_RE_PIN_Pin;
 800132e:	2310      	movs	r3, #16
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DE_RE_PIN_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_GPIO_Init+0xe8>)
 8001346:	f000 fe1f 	bl	8001f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800134a:	bf00      	nop
 800134c:	3728      	adds	r7, #40	@ 0x28
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40020800 	.word	0x40020800
 800135c:	40020000 	.word	0x40020000

08001360 <x_task_get_device_diagnostics>:
 * @fn void x_task_get_device_diagnostics(const void*)
 * @brief Get the device diagnostics values (see firmware docs for more info)
 *
 * @param args parameter to the task
 */
void x_task_get_device_diagnostics(void const* args) {
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af04      	add	r7, sp, #16
 8001366:	6078      	str	r0, [r7, #4]


	for(;;) {
		diagnostics.chip_parameters.uid[0] = HAL_GetUIDw0();		// read the chip's UID
 8001368:	f000 fc8e 	bl	8001c88 <HAL_GetUIDw0>
 800136c:	4603      	mov	r3, r0
 800136e:	4a1b      	ldr	r2, [pc, #108]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 8001370:	6013      	str	r3, [r2, #0]
		diagnostics.chip_parameters.uid[0] = HAL_GetUIDw0();
 8001372:	f000 fc89 	bl	8001c88 <HAL_GetUIDw0>
 8001376:	4603      	mov	r3, r0
 8001378:	4a18      	ldr	r2, [pc, #96]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800137a:	6013      	str	r3, [r2, #0]
		diagnostics.chip_parameters.uid[2] = HAL_GetUIDw0();        // todo: create a 96 bit struct for this (64 bit + 32 bit)
 800137c:	f000 fc84 	bl	8001c88 <HAL_GetUIDw0>
 8001380:	4603      	mov	r3, r0
 8001382:	4a16      	ldr	r2, [pc, #88]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 8001384:	6093      	str	r3, [r2, #8]

		uint32_t core_freq = HAL_RCC_GetHCLKFreq();					// read the HCLK frequency. todo: read PCLK low freq speed
 8001386:	f001 fd05 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 800138a:	60f8      	str	r0, [r7, #12]
		diagnostics.chip_parameters.core_frequency = core_freq;
 800138c:	4a13      	ldr	r2, [pc, #76]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6113      	str	r3, [r2, #16]

		diagnostics.free_heap_size = xPortGetFreeHeapSize();			// free heap size at the time this function is called
 8001392:	f004 ff4d 	bl	8006230 <xPortGetFreeHeapSize>
 8001396:	4603      	mov	r3, r0
 8001398:	4a10      	ldr	r2, [pc, #64]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800139a:	61d3      	str	r3, [r2, #28]
		diagnostics.minimum_ever_free_heap_size = xPortGetMinimumEverFreeHeapSize();
 800139c:	f004 ff54 	bl	8006248 <xPortGetMinimumEverFreeHeapSize>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a0e      	ldr	r2, [pc, #56]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013a4:	6213      	str	r3, [r2, #32]

		sprintf(uart_tx_buffer,   // package uart message
 80013a6:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013a8:	681c      	ldr	r4, [r3, #0]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013ac:	685d      	ldr	r5, [r3, #4]
 80013ae:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b4:	6912      	ldr	r2, [r2, #16]
 80013b6:	4909      	ldr	r1, [pc, #36]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b8:	69c9      	ldr	r1, [r1, #28]
 80013ba:	4808      	ldr	r0, [pc, #32]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013bc:	6a00      	ldr	r0, [r0, #32]
 80013be:	9003      	str	r0, [sp, #12]
 80013c0:	9102      	str	r1, [sp, #8]
 80013c2:	9201      	str	r2, [sp, #4]
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	462b      	mov	r3, r5
 80013c8:	4622      	mov	r2, r4
 80013ca:	4905      	ldr	r1, [pc, #20]	@ (80013e0 <x_task_get_device_diagnostics+0x80>)
 80013cc:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <x_task_get_device_diagnostics+0x84>)
 80013ce:	f005 fd1b 	bl	8006e08 <siprintf>
				diagnostics.chip_parameters.core_frequency,
				diagnostics.free_heap_size,
				diagnostics.minimum_ever_free_heap_size
		);

		vTaskDelay(pdMS_TO_TICKS(10));
 80013d2:	200a      	movs	r0, #10
 80013d4:	f003 fe5c 	bl	8005090 <vTaskDelay>
	for(;;) {
 80013d8:	bf00      	nop
 80013da:	e7c5      	b.n	8001368 <x_task_get_device_diagnostics+0x8>
 80013dc:	20000640 	.word	0x20000640
 80013e0:	080091a4 	.word	0x080091a4
 80013e4:	20000664 	.word	0x20000664

080013e8 <x_task_print_to_terminal>:
 * @fn void x_task_print_to_terminal(const void*)
 * @brief This task prints data to terminal
 *
 * @param arguments
 */
void x_task_print_to_terminal(void const* arguments ) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

	for(;;) {
		// todo: use event group to queue peek here
		// use mutex to prevent writing to the uart tx buffer while the buffer is printing
		//UART_print(uart_tx_buffer);
		vTaskDelay(pdMS_TO_TICKS(5)); 	// prevent task starvation
 80013f0:	2005      	movs	r0, #5
 80013f2:	f003 fe4d 	bl	8005090 <vTaskDelay>
 80013f6:	e7fb      	b.n	80013f0 <x_task_print_to_terminal+0x8>

080013f8 <send_modbus_data_to_UART1>:
}

/**
 * @brief send MODBUS message to UART1 for debugging
 */
void send_modbus_data_to_UART1(char* msg) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	// enable transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(  (char*) msg), 500);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7fe ff3d 	bl	8000280 <strlen>
 8001406:	4603      	mov	r3, r0
 8001408:	b29a      	uxth	r2, r3
 800140a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4803      	ldr	r0, [pc, #12]	@ (8001420 <send_modbus_data_to_UART1+0x28>)
 8001412:	f001 ffe3 	bl	80033dc <HAL_UART_Transmit>

}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000059c 	.word	0x2000059c

08001424 <x_task_receive_modbus>:

/**
 * @brief THis task receives MODBUS data from the master and parses it
 */
void x_task_receive_modbus(void const* argument) {
 8001424:	b580      	push	{r7, lr}
 8001426:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 800142a:	af00      	add	r7, sp, #0
 800142c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001430:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001434:	6018      	str	r0, [r3, #0]
	ModBus_type_t modbus_message;
	uint8_t response[MODBUS_MSG_MAX_SIZE];
	uint16_t response_length;

	for(;;) {
		send_modbus_data_to_UART1("In receive modbus data task\n");
 8001436:	4842      	ldr	r0, [pc, #264]	@ (8001540 <x_task_receive_modbus+0x11c>)
 8001438:	f7ff ffde 	bl	80013f8 <send_modbus_data_to_UART1>
		// todo: use queue PEEK
		if(xQueueReceive(modbus_queue_handle, &modbus_message, portMAX_DELAY) == pdTRUE) {
 800143c:	4b41      	ldr	r3, [pc, #260]	@ (8001544 <x_task_receive_modbus+0x120>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8001444:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001448:	4618      	mov	r0, r3
 800144a:	f003 faaf 	bl	80049ac <xQueueReceive>
 800144e:	4603      	mov	r3, r0
 8001450:	2b01      	cmp	r3, #1
 8001452:	d16b      	bne.n	800152c <x_task_receive_modbus+0x108>
			send_modbus_data_to_UART1("RECEIVED MASTER REQUEST OK\n");
 8001454:	483c      	ldr	r0, [pc, #240]	@ (8001548 <x_task_receive_modbus+0x124>)
 8001456:	f7ff ffcf 	bl	80013f8 <send_modbus_data_to_UART1>
			// debug via USART1

			if(modbus_message.len < 4) continue; // skip this frame its too short
 800145a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800145e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	2b03      	cmp	r3, #3
 8001466:	d965      	bls.n	8001534 <x_task_receive_modbus+0x110>

			// check CRC
			uint16_t crc_hi = modbus_message.data[modbus_message.len - 1];
 8001468:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800146c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	3b01      	subs	r3, #1
 8001474:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001478:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800147c:	4413      	add	r3, r2
 800147e:	789b      	ldrb	r3, [r3, #2]
 8001480:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
			uint16_t crc_lo = modbus_message.data[modbus_message.len - 2];
 8001484:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001488:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	3b02      	subs	r3, #2
 8001490:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001494:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001498:	4413      	add	r3, r2
 800149a:	789b      	ldrb	r3, [r3, #2]
 800149c:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
			uint16_t received_crc = (crc_hi << 8) | crc_lo;
 80014a0:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 80014a4:	021b      	lsls	r3, r3, #8
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	f8a7 3212 	strh.w	r3, [r7, #530]	@ 0x212

			/* calculate crc and compare */
			uint16_t calculated_crc = MAX485_calculate_CRC(modbus_message.data, modbus_message.len - 2);
 80014b4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80014b8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014bc:	881b      	ldrh	r3, [r3, #0]
 80014be:	3b02      	subs	r3, #2
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80014c6:	3302      	adds	r3, #2
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 f8c2 	bl	8001654 <MAX485_calculate_CRC>
 80014d0:	4603      	mov	r3, r0
 80014d2:	f8a7 3210 	strh.w	r3, [r7, #528]	@ 0x210

			if(received_crc != calculated_crc) {
 80014d6:	f8b7 2212 	ldrh.w	r2, [r7, #530]	@ 0x212
 80014da:	f8b7 3210 	ldrh.w	r3, [r7, #528]	@ 0x210
 80014de:	429a      	cmp	r2, r3
 80014e0:	d12a      	bne.n	8001538 <x_task_receive_modbus+0x114>
				continue; // ignore bad CRC
			}

			/* check if this message is addressed for me */
			uint8_t received_slave_id = modbus_message.data[0];
 80014e2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80014e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014ea:	789b      	ldrb	r3, [r3, #2]
 80014ec:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if((received_slave_id != SLAVE_ID ) && received_slave_id != 0 ) {
 80014f0:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d003      	beq.n	8001500 <x_task_receive_modbus+0xdc>
 80014f8:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d11d      	bne.n	800153c <x_task_receive_modbus+0x118>
				continue;
			}

			/* check what function code was received */
			uint8_t function_code = modbus_message.data[1];
 8001500:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001504:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001508:	78db      	ldrb	r3, [r3, #3]
 800150a:	f887 320e 	strb.w	r3, [r7, #526]	@ 0x20e

			// Here I handle supported functions
			if(function_code == 0x01) { // READ COILS  todo: put this into its own function
 800150e:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8001512:	2b01      	cmp	r3, #1
 8001514:	d106      	bne.n	8001524 <x_task_receive_modbus+0x100>
				//MAX_485_read_coils_handler();
				HAL_UART_Transmit(&huart1, (uint8_t*) "READ COILS FUNCTION CODE\r\n", strlen("READ COILS FUNCTION CODE\r\n"), HAL_MAX_DELAY);
 8001516:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800151a:	221a      	movs	r2, #26
 800151c:	490b      	ldr	r1, [pc, #44]	@ (800154c <x_task_receive_modbus+0x128>)
 800151e:	480c      	ldr	r0, [pc, #48]	@ (8001550 <x_task_receive_modbus+0x12c>)
 8001520:	f001 ff5c 	bl	80033dc <HAL_UART_Transmit>
			}


			vTaskDelay(pdMS_TO_TICKS(5));
 8001524:	2005      	movs	r0, #5
 8001526:	f003 fdb3 	bl	8005090 <vTaskDelay>
 800152a:	e784      	b.n	8001436 <x_task_receive_modbus+0x12>
		} else {
			UART_print("Failed to receive from queue\n");
 800152c:	4809      	ldr	r0, [pc, #36]	@ (8001554 <x_task_receive_modbus+0x130>)
 800152e:	f7ff fcf3 	bl	8000f18 <UART_print>
 8001532:	e780      	b.n	8001436 <x_task_receive_modbus+0x12>
			if(modbus_message.len < 4) continue; // skip this frame its too short
 8001534:	bf00      	nop
 8001536:	e77e      	b.n	8001436 <x_task_receive_modbus+0x12>
				continue; // ignore bad CRC
 8001538:	bf00      	nop
 800153a:	e77c      	b.n	8001436 <x_task_receive_modbus+0x12>
				continue;
 800153c:	bf00      	nop
		send_modbus_data_to_UART1("In receive modbus data task\n");
 800153e:	e77a      	b.n	8001436 <x_task_receive_modbus+0x12>
 8001540:	080091e4 	.word	0x080091e4
 8001544:	2000063c 	.word	0x2000063c
 8001548:	08009204 	.word	0x08009204
 800154c:	08009220 	.word	0x08009220
 8001550:	2000059c 	.word	0x2000059c
 8001554:	0800923c 	.word	0x0800923c

08001558 <HAL_UARTEx_RxEventCallback>:


/**
 * @brief Callback called when IDLE is detected or we a re done receiving MODBUS Message
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b0c4      	sub	sp, #272	@ 0x110
 800155c:	af00      	add	r7, sp, #0
 800155e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001562:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001566:	6018      	str	r0, [r3, #0]
 8001568:	460a      	mov	r2, r1
 800156a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800156e:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8001572:	801a      	strh	r2, [r3, #0]

	if(huart->Instance == USART2) { 			  // MAX485 is connected to USART2
 8001574:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001578:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a1e      	ldr	r2, [pc, #120]	@ (80015fc <HAL_UARTEx_RxEventCallback+0xa4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d135      	bne.n	80015f2 <HAL_UARTEx_RxEventCallback+0x9a>
		send_modbus_data_to_UART1("Data arrived on MODBUS\n");
 8001586:	481e      	ldr	r0, [pc, #120]	@ (8001600 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001588:	f7ff ff36 	bl	80013f8 <send_modbus_data_to_UART1>

		ModBus_type_t msg;
		msg.len = Size; 						   // whatever length that has been received
 800158c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001590:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001594:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001598:	f5a2 7287 	sub.w	r2, r2, #270	@ 0x10e
 800159c:	8812      	ldrh	r2, [r2, #0]
 800159e:	801a      	strh	r2, [r3, #0]
		memcpy(msg.data, modbus_rx_message, Size); // copy to MODBUS data field
 80015a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015a4:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80015a8:	881a      	ldrh	r2, [r3, #0]
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	3302      	adds	r3, #2
 80015b0:	4914      	ldr	r1, [pc, #80]	@ (8001604 <HAL_UARTEx_RxEventCallback+0xac>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f005 fd0d 	bl	8006fd2 <memcpy>

		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		xQueueSendFromISR(modbus_queue_handle, &msg, &xHigherPriorityTaskWoken);
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_UARTEx_RxEventCallback+0xb0>)
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 80015c6:	f107 0108 	add.w	r1, r7, #8
 80015ca:	2300      	movs	r3, #0
 80015cc:	f003 f950 	bl	8004870 <xQueueGenericSendFromISR>

		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);	// if task waiting for modbus has a higher priority, it will ranm(pre-empt a lower priroty task)
 80015d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d007      	beq.n	80015e8 <HAL_UARTEx_RxEventCallback+0x90>
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <HAL_UARTEx_RxEventCallback+0xb4>)
 80015da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	f3bf 8f4f 	dsb	sy
 80015e4:	f3bf 8f6f 	isb	sy

		//send_modbus_data_to_UART1( (char*) modbus_rx_message);

		// restart the RECEIVE TO idle interrupt
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t*) modbus_rx_message, MODBUS_MSG_MAX_SIZE);
 80015e8:	22ff      	movs	r2, #255	@ 0xff
 80015ea:	4906      	ldr	r1, [pc, #24]	@ (8001604 <HAL_UARTEx_RxEventCallback+0xac>)
 80015ec:	4808      	ldr	r0, [pc, #32]	@ (8001610 <HAL_UARTEx_RxEventCallback+0xb8>)
 80015ee:	f001 ff80 	bl	80034f2 <HAL_UARTEx_ReceiveToIdle_IT>

	}

}
 80015f2:	bf00      	nop
 80015f4:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40004400 	.word	0x40004400
 8001600:	0800925c 	.word	0x0800925c
 8001604:	20000448 	.word	0x20000448
 8001608:	2000063c 	.word	0x2000063c
 800160c:	e000ed04 	.word	0xe000ed04
 8001610:	200005e4 	.word	0x200005e4

08001614 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800161c:	2001      	movs	r0, #1
 800161e:	f002 ff9a 	bl	8004556 <osDelay>
 8001622:	e7fb      	b.n	800161c <StartDefaultTask+0x8>

08001624 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a04      	ldr	r2, [pc, #16]	@ (8001644 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d101      	bne.n	800163a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001636:	f000 fb07 	bl	8001c48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40010000 	.word	0x40010000

08001648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800164c:	b672      	cpsid	i
}
 800164e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <Error_Handler+0x8>

08001654 <MAX485_calculate_CRC>:
	// check the expected length
	// confirm data integrity
	// extract the desired
}

uint16_t MAX485_calculate_CRC(const uint8_t* buf, uint16_t len) {
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001660:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001664:	81fb      	strh	r3, [r7, #14]
	for(uint16_t pos = 0; pos < len; pos++) {
 8001666:	2300      	movs	r3, #0
 8001668:	81bb      	strh	r3, [r7, #12]
 800166a:	e022      	b.n	80016b2 <MAX485_calculate_CRC+0x5e>
		crc ^= (uint16_t)buf[pos];
 800166c:	89bb      	ldrh	r3, [r7, #12]
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	4053      	eors	r3, r2
 800167a:	81fb      	strh	r3, [r7, #14]

		for(int i = 0; i < 8; i++) {
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	e011      	b.n	80016a6 <MAX485_calculate_CRC+0x52>
			if(crc & 0x0001) crc = (crc>>1) ^ 0xA001;
 8001682:	89fb      	ldrh	r3, [r7, #14]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <MAX485_calculate_CRC+0x46>
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	085b      	lsrs	r3, r3, #1
 8001690:	b29a      	uxth	r2, r3
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <MAX485_calculate_CRC+0x74>)
 8001694:	4053      	eors	r3, r2
 8001696:	81fb      	strh	r3, [r7, #14]
 8001698:	e002      	b.n	80016a0 <MAX485_calculate_CRC+0x4c>
			else crc >>= 1;
 800169a:	89fb      	ldrh	r3, [r7, #14]
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	81fb      	strh	r3, [r7, #14]
		for(int i = 0; i < 8; i++) {
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	2b07      	cmp	r3, #7
 80016aa:	ddea      	ble.n	8001682 <MAX485_calculate_CRC+0x2e>
	for(uint16_t pos = 0; pos < len; pos++) {
 80016ac:	89bb      	ldrh	r3, [r7, #12]
 80016ae:	3301      	adds	r3, #1
 80016b0:	81bb      	strh	r3, [r7, #12]
 80016b2:	89ba      	ldrh	r2, [r7, #12]
 80016b4:	887b      	ldrh	r3, [r7, #2]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d3d8      	bcc.n	800166c <MAX485_calculate_CRC+0x18>
		}
	}

	return crc;
 80016ba:	89fb      	ldrh	r3, [r7, #14]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	ffffa001 	.word	0xffffa001

080016cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <HAL_MspInit+0x54>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016da:	4a11      	ldr	r2, [pc, #68]	@ (8001720 <HAL_MspInit+0x54>)
 80016dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <HAL_MspInit+0x54>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <HAL_MspInit+0x54>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001720 <HAL_MspInit+0x54>)
 80016f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fe:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <HAL_MspInit+0x54>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	210f      	movs	r1, #15
 800170e:	f06f 0001 	mvn.w	r0, #1
 8001712:	f000 fb7d 	bl	8001e10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800

08001724 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	@ 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a19      	ldr	r2, [pc, #100]	@ (80017a8 <HAL_I2C_MspInit+0x84>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d12b      	bne.n	800179e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a17      	ldr	r2, [pc, #92]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001762:	23c0      	movs	r3, #192	@ 0xc0
 8001764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001772:	2304      	movs	r3, #4
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	480c      	ldr	r0, [pc, #48]	@ (80017b0 <HAL_I2C_MspInit+0x8c>)
 800177e:	f000 fc03 	bl	8001f88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	4a08      	ldr	r2, [pc, #32]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 800178c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001790:	6413      	str	r3, [r2, #64]	@ 0x40
 8001792:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_I2C_MspInit+0x88>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001796:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800179e:	bf00      	nop
 80017a0:	3728      	adds	r7, #40	@ 0x28
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40005400 	.word	0x40005400
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40020400 	.word	0x40020400

080017b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	@ 0x30
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a36      	ldr	r2, [pc, #216]	@ (80018ac <HAL_UART_MspInit+0xf8>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d12d      	bne.n	8001832 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	4b35      	ldr	r3, [pc, #212]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	4a34      	ldr	r2, [pc, #208]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 80017e0:	f043 0310 	orr.w	r3, r3, #16
 80017e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e6:	4b32      	ldr	r3, [pc, #200]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ea:	f003 0310 	and.w	r3, r3, #16
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	4b2e      	ldr	r3, [pc, #184]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a2d      	ldr	r2, [pc, #180]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b2b      	ldr	r3, [pc, #172]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800180e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001814:	2302      	movs	r3, #2
 8001816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181c:	2303      	movs	r3, #3
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001820:	2307      	movs	r3, #7
 8001822:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	4619      	mov	r1, r3
 800182a:	4822      	ldr	r0, [pc, #136]	@ (80018b4 <HAL_UART_MspInit+0x100>)
 800182c:	f000 fbac 	bl	8001f88 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001830:	e038      	b.n	80018a4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a20      	ldr	r2, [pc, #128]	@ (80018b8 <HAL_UART_MspInit+0x104>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d133      	bne.n	80018a4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800183c:	2300      	movs	r3, #0
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 8001842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001844:	4a1a      	ldr	r2, [pc, #104]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 8001846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800184a:	6413      	str	r3, [r2, #64]	@ 0x40
 800184c:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	4a13      	ldr	r2, [pc, #76]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 8001862:	f043 0301 	orr.w	r3, r3, #1
 8001866:	6313      	str	r3, [r2, #48]	@ 0x30
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <HAL_UART_MspInit+0xfc>)
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001874:	230c      	movs	r3, #12
 8001876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001884:	2307      	movs	r3, #7
 8001886:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 031c 	add.w	r3, r7, #28
 800188c:	4619      	mov	r1, r3
 800188e:	4809      	ldr	r0, [pc, #36]	@ (80018b4 <HAL_UART_MspInit+0x100>)
 8001890:	f000 fb7a 	bl	8001f88 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001894:	2200      	movs	r2, #0
 8001896:	2105      	movs	r1, #5
 8001898:	2026      	movs	r0, #38	@ 0x26
 800189a:	f000 fab9 	bl	8001e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800189e:	2026      	movs	r0, #38	@ 0x26
 80018a0:	f000 fad2 	bl	8001e48 <HAL_NVIC_EnableIRQ>
}
 80018a4:	bf00      	nop
 80018a6:	3730      	adds	r7, #48	@ 0x30
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40011000 	.word	0x40011000
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40004400 	.word	0x40004400

080018bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	@ 0x30
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <HAL_InitTick+0xd0>)
 80018d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d4:	4a2d      	ldr	r2, [pc, #180]	@ (800198c <HAL_InitTick+0xd0>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6453      	str	r3, [r2, #68]	@ 0x44
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_InitTick+0xd0>)
 80018de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018e8:	f107 020c 	add.w	r2, r7, #12
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4611      	mov	r1, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 fa82 	bl	8002dfc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018f8:	f001 fa6c 	bl	8002dd4 <HAL_RCC_GetPCLK2Freq>
 80018fc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001900:	4a23      	ldr	r2, [pc, #140]	@ (8001990 <HAL_InitTick+0xd4>)
 8001902:	fba2 2303 	umull	r2, r3, r2, r3
 8001906:	0c9b      	lsrs	r3, r3, #18
 8001908:	3b01      	subs	r3, #1
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800190c:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <HAL_InitTick+0xd8>)
 800190e:	4a22      	ldr	r2, [pc, #136]	@ (8001998 <HAL_InitTick+0xdc>)
 8001910:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001912:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <HAL_InitTick+0xd8>)
 8001914:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001918:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800191a:	4a1e      	ldr	r2, [pc, #120]	@ (8001994 <HAL_InitTick+0xd8>)
 800191c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001920:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <HAL_InitTick+0xd8>)
 8001922:	2200      	movs	r2, #0
 8001924:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001926:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <HAL_InitTick+0xd8>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192c:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <HAL_InitTick+0xd8>)
 800192e:	2200      	movs	r2, #0
 8001930:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001932:	4818      	ldr	r0, [pc, #96]	@ (8001994 <HAL_InitTick+0xd8>)
 8001934:	f001 fa94 	bl	8002e60 <HAL_TIM_Base_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800193e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001942:	2b00      	cmp	r3, #0
 8001944:	d11b      	bne.n	800197e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001946:	4813      	ldr	r0, [pc, #76]	@ (8001994 <HAL_InitTick+0xd8>)
 8001948:	f001 fae4 	bl	8002f14 <HAL_TIM_Base_Start_IT>
 800194c:	4603      	mov	r3, r0
 800194e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001952:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001956:	2b00      	cmp	r3, #0
 8001958:	d111      	bne.n	800197e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800195a:	2019      	movs	r0, #25
 800195c:	f000 fa74 	bl	8001e48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b0f      	cmp	r3, #15
 8001964:	d808      	bhi.n	8001978 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001966:	2200      	movs	r2, #0
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	2019      	movs	r0, #25
 800196c:	f000 fa50 	bl	8001e10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001970:	4a0a      	ldr	r2, [pc, #40]	@ (800199c <HAL_InitTick+0xe0>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e002      	b.n	800197e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800197e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001982:	4618      	mov	r0, r3
 8001984:	3730      	adds	r7, #48	@ 0x30
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	431bde83 	.word	0x431bde83
 8001994:	20000764 	.word	0x20000764
 8001998:	40010000 	.word	0x40010000
 800199c:	20000004 	.word	0x20000004

080019a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <NMI_Handler+0x4>

080019a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <MemManage_Handler+0x4>

080019b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80019de:	f001 fafb 	bl	8002fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000764 	.word	0x20000764

080019ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <USART2_IRQHandler+0x10>)
 80019f2:	f001 fddb 	bl	80035ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200005e4 	.word	0x200005e4

08001a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_kill>:

int _kill(int pid, int sig)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a1a:	f005 faad 	bl	8006f78 <__errno>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2216      	movs	r2, #22
 8001a22:	601a      	str	r2, [r3, #0]
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_exit>:

void _exit (int status)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe7 	bl	8001a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a42:	bf00      	nop
 8001a44:	e7fd      	b.n	8001a42 <_exit+0x12>

08001a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e00a      	b.n	8001a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a58:	f3af 8000 	nop.w
 8001a5c:	4601      	mov	r1, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	60ba      	str	r2, [r7, #8]
 8001a64:	b2ca      	uxtb	r2, r1
 8001a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf0      	blt.n	8001a58 <_read+0x12>
  }

  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e009      	b.n	8001aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	60ba      	str	r2, [r7, #8]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf1      	blt.n	8001a92 <_write+0x12>
  }
  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f005 fa12 	bl	8006f78 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20010000 	.word	0x20010000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	200007ac 	.word	0x200007ac
 8001b88:	20004658 	.word	0x20004658

08001b8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <SystemInit+0x20>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b96:	4a05      	ldr	r2, [pc, #20]	@ (8001bac <SystemInit+0x20>)
 8001b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001be8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bb4:	f7ff ffea 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bb8:	480c      	ldr	r0, [pc, #48]	@ (8001bec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bba:	490d      	ldr	r1, [pc, #52]	@ (8001bf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc0:	e002      	b.n	8001bc8 <LoopCopyDataInit>

08001bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc6:	3304      	adds	r3, #4

08001bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bcc:	d3f9      	bcc.n	8001bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd4:	e001      	b.n	8001bda <LoopFillZerobss>

08001bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd8:	3204      	adds	r2, #4

08001bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bdc:	d3fb      	bcc.n	8001bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bde:	f005 f9d1 	bl	8006f84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001be2:	f7ff f9c5 	bl	8000f70 <main>
  bx  lr    
 8001be6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001be8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001bf4:	0800961c 	.word	0x0800961c
  ldr r2, =_sbss
 8001bf8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001bfc:	20004654 	.word	0x20004654

08001c00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c00:	e7fe      	b.n	8001c00 <ADC_IRQHandler>
	...

08001c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c08:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <HAL_Init+0x40>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c44 <HAL_Init+0x40>)
 8001c0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_Init+0x40>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <HAL_Init+0x40>)
 8001c1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c20:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <HAL_Init+0x40>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a07      	ldr	r2, [pc, #28]	@ (8001c44 <HAL_Init+0x40>)
 8001c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f000 f8e4 	bl	8001dfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c32:	200f      	movs	r0, #15
 8001c34:	f7ff fe42 	bl	80018bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c38:	f7ff fd48 	bl	80016cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40023c00 	.word	0x40023c00

08001c48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x20>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_IncTick+0x24>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4413      	add	r3, r2
 8001c58:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <HAL_IncTick+0x24>)
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000008 	.word	0x20000008
 8001c6c:	200007b0 	.word	0x200007b0

08001c70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return uwTick;
 8001c74:	4b03      	ldr	r3, [pc, #12]	@ (8001c84 <HAL_GetTick+0x14>)
 8001c76:	681b      	ldr	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	200007b0 	.word	0x200007b0

08001c88 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <HAL_GetUIDw0+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	1fff7a10 	.word	0x1fff7a10

08001ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cd2:	4a04      	ldr	r2, [pc, #16]	@ (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	60d3      	str	r3, [r2, #12]
}
 8001cd8:	bf00      	nop
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cec:	4b04      	ldr	r3, [pc, #16]	@ (8001d00 <__NVIC_GetPriorityGrouping+0x18>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	db0b      	blt.n	8001d2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	f003 021f 	and.w	r2, r3, #31
 8001d1c:	4907      	ldr	r1, [pc, #28]	@ (8001d3c <__NVIC_EnableIRQ+0x38>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	2001      	movs	r0, #1
 8001d26:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	db0a      	blt.n	8001d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	490c      	ldr	r1, [pc, #48]	@ (8001d8c <__NVIC_SetPriority+0x4c>)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	440b      	add	r3, r1
 8001d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d68:	e00a      	b.n	8001d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4908      	ldr	r1, [pc, #32]	@ (8001d90 <__NVIC_SetPriority+0x50>)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	3b04      	subs	r3, #4
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	761a      	strb	r2, [r3, #24]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b089      	sub	sp, #36	@ 0x24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f1c3 0307 	rsb	r3, r3, #7
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	bf28      	it	cs
 8001db2:	2304      	movcs	r3, #4
 8001db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3304      	adds	r3, #4
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	d902      	bls.n	8001dc4 <NVIC_EncodePriority+0x30>
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3b03      	subs	r3, #3
 8001dc2:	e000      	b.n	8001dc6 <NVIC_EncodePriority+0x32>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43da      	mvns	r2, r3
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	43d9      	mvns	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	4313      	orrs	r3, r2
         );
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	@ 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7ff ff4c 	bl	8001ca0 <__NVIC_SetPriorityGrouping>
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
 8001e1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e22:	f7ff ff61 	bl	8001ce8 <__NVIC_GetPriorityGrouping>
 8001e26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	6978      	ldr	r0, [r7, #20]
 8001e2e:	f7ff ffb1 	bl	8001d94 <NVIC_EncodePriority>
 8001e32:	4602      	mov	r2, r0
 8001e34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e38:	4611      	mov	r1, r2
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff ff80 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e40:	bf00      	nop
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff ff54 	bl	8001d04 <__NVIC_EnableIRQ>
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e72:	f7ff fefd 	bl	8001c70 <HAL_GetTick>
 8001e76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d008      	beq.n	8001e96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2280      	movs	r2, #128	@ 0x80
 8001e88:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e052      	b.n	8001f3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0216 	bic.w	r2, r2, #22
 8001ea4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d103      	bne.n	8001ec6 <HAL_DMA_Abort+0x62>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d007      	beq.n	8001ed6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0208 	bic.w	r2, r2, #8
 8001ed4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f022 0201 	bic.w	r2, r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee6:	e013      	b.n	8001f10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ee8:	f7ff fec2 	bl	8001c70 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b05      	cmp	r3, #5
 8001ef4:	d90c      	bls.n	8001f10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2220      	movs	r2, #32
 8001efa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2203      	movs	r2, #3
 8001f00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e015      	b.n	8001f3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1e4      	bne.n	8001ee8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f22:	223f      	movs	r2, #63	@ 0x3f
 8001f24:	409a      	lsls	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d004      	beq.n	8001f62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2280      	movs	r2, #128	@ 0x80
 8001f5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e00c      	b.n	8001f7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2205      	movs	r2, #5
 8001f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0201 	bic.w	r2, r2, #1
 8001f78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b089      	sub	sp, #36	@ 0x24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
 8001fa2:	e159      	b.n	8002258 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	f040 8148 	bne.w	8002252 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d005      	beq.n	8001fda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d130      	bne.n	800203c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43db      	mvns	r3, r3
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002010:	2201      	movs	r2, #1
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	f003 0201 	and.w	r2, r3, #1
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4313      	orrs	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f003 0303 	and.w	r3, r3, #3
 8002044:	2b03      	cmp	r3, #3
 8002046:	d017      	beq.n	8002078 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	2203      	movs	r2, #3
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4313      	orrs	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0303 	and.w	r3, r3, #3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d123      	bne.n	80020cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	08da      	lsrs	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3208      	adds	r2, #8
 800208c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002090:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	220f      	movs	r2, #15
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	691a      	ldr	r2, [r3, #16]
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	08da      	lsrs	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3208      	adds	r2, #8
 80020c6:	69b9      	ldr	r1, [r7, #24]
 80020c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	2203      	movs	r2, #3
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4013      	ands	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0203 	and.w	r2, r3, #3
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002108:	2b00      	cmp	r3, #0
 800210a:	f000 80a2 	beq.w	8002252 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	4b57      	ldr	r3, [pc, #348]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002116:	4a56      	ldr	r2, [pc, #344]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002118:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800211c:	6453      	str	r3, [r2, #68]	@ 0x44
 800211e:	4b54      	ldr	r3, [pc, #336]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212a:	4a52      	ldr	r2, [pc, #328]	@ (8002274 <HAL_GPIO_Init+0x2ec>)
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	089b      	lsrs	r3, r3, #2
 8002130:	3302      	adds	r3, #2
 8002132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	220f      	movs	r2, #15
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a49      	ldr	r2, [pc, #292]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d019      	beq.n	800218a <HAL_GPIO_Init+0x202>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a48      	ldr	r2, [pc, #288]	@ (800227c <HAL_GPIO_Init+0x2f4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_GPIO_Init+0x1fe>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a47      	ldr	r2, [pc, #284]	@ (8002280 <HAL_GPIO_Init+0x2f8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00d      	beq.n	8002182 <HAL_GPIO_Init+0x1fa>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a46      	ldr	r2, [pc, #280]	@ (8002284 <HAL_GPIO_Init+0x2fc>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <HAL_GPIO_Init+0x1f6>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a45      	ldr	r2, [pc, #276]	@ (8002288 <HAL_GPIO_Init+0x300>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d101      	bne.n	800217a <HAL_GPIO_Init+0x1f2>
 8002176:	2304      	movs	r3, #4
 8002178:	e008      	b.n	800218c <HAL_GPIO_Init+0x204>
 800217a:	2307      	movs	r3, #7
 800217c:	e006      	b.n	800218c <HAL_GPIO_Init+0x204>
 800217e:	2303      	movs	r3, #3
 8002180:	e004      	b.n	800218c <HAL_GPIO_Init+0x204>
 8002182:	2302      	movs	r3, #2
 8002184:	e002      	b.n	800218c <HAL_GPIO_Init+0x204>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_GPIO_Init+0x204>
 800218a:	2300      	movs	r3, #0
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	f002 0203 	and.w	r2, r2, #3
 8002192:	0092      	lsls	r2, r2, #2
 8002194:	4093      	lsls	r3, r2
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800219c:	4935      	ldr	r1, [pc, #212]	@ (8002274 <HAL_GPIO_Init+0x2ec>)
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	089b      	lsrs	r3, r3, #2
 80021a2:	3302      	adds	r3, #2
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021aa:	4b38      	ldr	r3, [pc, #224]	@ (800228c <HAL_GPIO_Init+0x304>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	4013      	ands	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021ce:	4a2f      	ldr	r2, [pc, #188]	@ (800228c <HAL_GPIO_Init+0x304>)
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021d4:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <HAL_GPIO_Init+0x304>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	43db      	mvns	r3, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d003      	beq.n	80021f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021f8:	4a24      	ldr	r2, [pc, #144]	@ (800228c <HAL_GPIO_Init+0x304>)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021fe:	4b23      	ldr	r3, [pc, #140]	@ (800228c <HAL_GPIO_Init+0x304>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	43db      	mvns	r3, r3
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4013      	ands	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002222:	4a1a      	ldr	r2, [pc, #104]	@ (800228c <HAL_GPIO_Init+0x304>)
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002228:	4b18      	ldr	r3, [pc, #96]	@ (800228c <HAL_GPIO_Init+0x304>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	43db      	mvns	r3, r3
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	4013      	ands	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d003      	beq.n	800224c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800224c:	4a0f      	ldr	r2, [pc, #60]	@ (800228c <HAL_GPIO_Init+0x304>)
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3301      	adds	r3, #1
 8002256:	61fb      	str	r3, [r7, #28]
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	2b0f      	cmp	r3, #15
 800225c:	f67f aea2 	bls.w	8001fa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	3724      	adds	r7, #36	@ 0x24
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800
 8002274:	40013800 	.word	0x40013800
 8002278:	40020000 	.word	0x40020000
 800227c:	40020400 	.word	0x40020400
 8002280:	40020800 	.word	0x40020800
 8002284:	40020c00 	.word	0x40020c00
 8002288:	40021000 	.word	0x40021000
 800228c:	40013c00 	.word	0x40013c00

08002290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	807b      	strh	r3, [r7, #2]
 800229c:	4613      	mov	r3, r2
 800229e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022a0:	787b      	ldrb	r3, [r7, #1]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022a6:	887a      	ldrh	r2, [r7, #2]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022ac:	e003      	b.n	80022b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022ae:	887b      	ldrh	r3, [r7, #2]
 80022b0:	041a      	lsls	r2, r3, #16
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	619a      	str	r2, [r3, #24]
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
	...

080022c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e12b      	b.n	800252e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d106      	bne.n	80022f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7ff fa1a 	bl	8001724 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2224      	movs	r2, #36	@ 0x24
 80022f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0201 	bic.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002316:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002326:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002328:	f000 fd40 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 800232c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4a81      	ldr	r2, [pc, #516]	@ (8002538 <HAL_I2C_Init+0x274>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d807      	bhi.n	8002348 <HAL_I2C_Init+0x84>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4a80      	ldr	r2, [pc, #512]	@ (800253c <HAL_I2C_Init+0x278>)
 800233c:	4293      	cmp	r3, r2
 800233e:	bf94      	ite	ls
 8002340:	2301      	movls	r3, #1
 8002342:	2300      	movhi	r3, #0
 8002344:	b2db      	uxtb	r3, r3
 8002346:	e006      	b.n	8002356 <HAL_I2C_Init+0x92>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4a7d      	ldr	r2, [pc, #500]	@ (8002540 <HAL_I2C_Init+0x27c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	bf94      	ite	ls
 8002350:	2301      	movls	r3, #1
 8002352:	2300      	movhi	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e0e7      	b.n	800252e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4a78      	ldr	r2, [pc, #480]	@ (8002544 <HAL_I2C_Init+0x280>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	0c9b      	lsrs	r3, r3, #18
 8002368:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	430a      	orrs	r2, r1
 800237c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a6a      	ldr	r2, [pc, #424]	@ (8002538 <HAL_I2C_Init+0x274>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d802      	bhi.n	8002398 <HAL_I2C_Init+0xd4>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	3301      	adds	r3, #1
 8002396:	e009      	b.n	80023ac <HAL_I2C_Init+0xe8>
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800239e:	fb02 f303 	mul.w	r3, r2, r3
 80023a2:	4a69      	ldr	r2, [pc, #420]	@ (8002548 <HAL_I2C_Init+0x284>)
 80023a4:	fba2 2303 	umull	r2, r3, r2, r3
 80023a8:	099b      	lsrs	r3, r3, #6
 80023aa:	3301      	adds	r3, #1
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	430b      	orrs	r3, r1
 80023b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80023be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	495c      	ldr	r1, [pc, #368]	@ (8002538 <HAL_I2C_Init+0x274>)
 80023c8:	428b      	cmp	r3, r1
 80023ca:	d819      	bhi.n	8002400 <HAL_I2C_Init+0x13c>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1e59      	subs	r1, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80023da:	1c59      	adds	r1, r3, #1
 80023dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80023e0:	400b      	ands	r3, r1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d00a      	beq.n	80023fc <HAL_I2C_Init+0x138>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1e59      	subs	r1, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fa:	e051      	b.n	80024a0 <HAL_I2C_Init+0x1dc>
 80023fc:	2304      	movs	r3, #4
 80023fe:	e04f      	b.n	80024a0 <HAL_I2C_Init+0x1dc>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d111      	bne.n	800242c <HAL_I2C_Init+0x168>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1e58      	subs	r0, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6859      	ldr	r1, [r3, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	440b      	add	r3, r1
 8002416:	fbb0 f3f3 	udiv	r3, r0, r3
 800241a:	3301      	adds	r3, #1
 800241c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002420:	2b00      	cmp	r3, #0
 8002422:	bf0c      	ite	eq
 8002424:	2301      	moveq	r3, #1
 8002426:	2300      	movne	r3, #0
 8002428:	b2db      	uxtb	r3, r3
 800242a:	e012      	b.n	8002452 <HAL_I2C_Init+0x18e>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1e58      	subs	r0, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6859      	ldr	r1, [r3, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	0099      	lsls	r1, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002442:	3301      	adds	r3, #1
 8002444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_Init+0x196>
 8002456:	2301      	movs	r3, #1
 8002458:	e022      	b.n	80024a0 <HAL_I2C_Init+0x1dc>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10e      	bne.n	8002480 <HAL_I2C_Init+0x1bc>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1e58      	subs	r0, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6859      	ldr	r1, [r3, #4]
 800246a:	460b      	mov	r3, r1
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	440b      	add	r3, r1
 8002470:	fbb0 f3f3 	udiv	r3, r0, r3
 8002474:	3301      	adds	r3, #1
 8002476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800247a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800247e:	e00f      	b.n	80024a0 <HAL_I2C_Init+0x1dc>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1e58      	subs	r0, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	0099      	lsls	r1, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	fbb0 f3f3 	udiv	r3, r0, r3
 8002496:	3301      	adds	r3, #1
 8002498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800249c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	6809      	ldr	r1, [r1, #0]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69da      	ldr	r2, [r3, #28]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80024ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6911      	ldr	r1, [r2, #16]
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68d2      	ldr	r2, [r2, #12]
 80024da:	4311      	orrs	r1, r2
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	430b      	orrs	r3, r1
 80024e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695a      	ldr	r2, [r3, #20]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0201 	orr.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2220      	movs	r2, #32
 800251a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	000186a0 	.word	0x000186a0
 800253c:	001e847f 	.word	0x001e847f
 8002540:	003d08ff 	.word	0x003d08ff
 8002544:	431bde83 	.word	0x431bde83
 8002548:	10624dd3 	.word	0x10624dd3

0800254c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e267      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d075      	beq.n	8002656 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800256a:	4b88      	ldr	r3, [pc, #544]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	2b04      	cmp	r3, #4
 8002574:	d00c      	beq.n	8002590 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002576:	4b85      	ldr	r3, [pc, #532]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800257e:	2b08      	cmp	r3, #8
 8002580:	d112      	bne.n	80025a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002582:	4b82      	ldr	r3, [pc, #520]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800258a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800258e:	d10b      	bne.n	80025a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	4b7e      	ldr	r3, [pc, #504]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d05b      	beq.n	8002654 <HAL_RCC_OscConfig+0x108>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d157      	bne.n	8002654 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e242      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b0:	d106      	bne.n	80025c0 <HAL_RCC_OscConfig+0x74>
 80025b2:	4b76      	ldr	r3, [pc, #472]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a75      	ldr	r2, [pc, #468]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	e01d      	b.n	80025fc <HAL_RCC_OscConfig+0xb0>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025c8:	d10c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x98>
 80025ca:	4b70      	ldr	r3, [pc, #448]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a6f      	ldr	r2, [pc, #444]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	4b6d      	ldr	r3, [pc, #436]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a6c      	ldr	r2, [pc, #432]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	e00b      	b.n	80025fc <HAL_RCC_OscConfig+0xb0>
 80025e4:	4b69      	ldr	r3, [pc, #420]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a68      	ldr	r2, [pc, #416]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	4b66      	ldr	r3, [pc, #408]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a65      	ldr	r2, [pc, #404]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80025f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d013      	beq.n	800262c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7ff fb34 	bl	8001c70 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260c:	f7ff fb30 	bl	8001c70 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	@ 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e207      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261e:	4b5b      	ldr	r3, [pc, #364]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0xc0>
 800262a:	e014      	b.n	8002656 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7ff fb20 	bl	8001c70 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002634:	f7ff fb1c 	bl	8001c70 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b64      	cmp	r3, #100	@ 0x64
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e1f3      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002646:	4b51      	ldr	r3, [pc, #324]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f0      	bne.n	8002634 <HAL_RCC_OscConfig+0xe8>
 8002652:	e000      	b.n	8002656 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d063      	beq.n	800272a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002662:	4b4a      	ldr	r3, [pc, #296]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 030c 	and.w	r3, r3, #12
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00b      	beq.n	8002686 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800266e:	4b47      	ldr	r3, [pc, #284]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002676:	2b08      	cmp	r3, #8
 8002678:	d11c      	bne.n	80026b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800267a:	4b44      	ldr	r3, [pc, #272]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d116      	bne.n	80026b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002686:	4b41      	ldr	r3, [pc, #260]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d005      	beq.n	800269e <HAL_RCC_OscConfig+0x152>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d001      	beq.n	800269e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e1c7      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269e:	4b3b      	ldr	r3, [pc, #236]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4937      	ldr	r1, [pc, #220]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026b2:	e03a      	b.n	800272a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d020      	beq.n	80026fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026bc:	4b34      	ldr	r3, [pc, #208]	@ (8002790 <HAL_RCC_OscConfig+0x244>)
 80026be:	2201      	movs	r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c2:	f7ff fad5 	bl	8001c70 <HAL_GetTick>
 80026c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c8:	e008      	b.n	80026dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ca:	f7ff fad1 	bl	8001c70 <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d901      	bls.n	80026dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e1a8      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026dc:	4b2b      	ldr	r3, [pc, #172]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0f0      	beq.n	80026ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e8:	4b28      	ldr	r3, [pc, #160]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4925      	ldr	r1, [pc, #148]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	600b      	str	r3, [r1, #0]
 80026fc:	e015      	b.n	800272a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fe:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <HAL_RCC_OscConfig+0x244>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002704:	f7ff fab4 	bl	8001c70 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800270c:	f7ff fab0 	bl	8001c70 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e187      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271e:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d036      	beq.n	80027a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d016      	beq.n	800276c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <HAL_RCC_OscConfig+0x248>)
 8002740:	2201      	movs	r2, #1
 8002742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002744:	f7ff fa94 	bl	8001c70 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800274c:	f7ff fa90 	bl	8001c70 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e167      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275e:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <HAL_RCC_OscConfig+0x240>)
 8002760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0x200>
 800276a:	e01b      	b.n	80027a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <HAL_RCC_OscConfig+0x248>)
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002772:	f7ff fa7d 	bl	8001c70 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002778:	e00e      	b.n	8002798 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277a:	f7ff fa79 	bl	8001c70 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d907      	bls.n	8002798 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e150      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
 800278c:	40023800 	.word	0x40023800
 8002790:	42470000 	.word	0x42470000
 8002794:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002798:	4b88      	ldr	r3, [pc, #544]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800279a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1ea      	bne.n	800277a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 8097 	beq.w	80028e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b6:	4b81      	ldr	r3, [pc, #516]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10f      	bne.n	80027e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	4b7d      	ldr	r3, [pc, #500]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	4a7c      	ldr	r2, [pc, #496]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d2:	4b7a      	ldr	r3, [pc, #488]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027de:	2301      	movs	r3, #1
 80027e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b77      	ldr	r3, [pc, #476]	@ (80029c0 <HAL_RCC_OscConfig+0x474>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d118      	bne.n	8002820 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ee:	4b74      	ldr	r3, [pc, #464]	@ (80029c0 <HAL_RCC_OscConfig+0x474>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a73      	ldr	r2, [pc, #460]	@ (80029c0 <HAL_RCC_OscConfig+0x474>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fa:	f7ff fa39 	bl	8001c70 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7ff fa35 	bl	8001c70 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e10c      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b6a      	ldr	r3, [pc, #424]	@ (80029c0 <HAL_RCC_OscConfig+0x474>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x2ea>
 8002828:	4b64      	ldr	r3, [pc, #400]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800282c:	4a63      	ldr	r2, [pc, #396]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6713      	str	r3, [r2, #112]	@ 0x70
 8002834:	e01c      	b.n	8002870 <HAL_RCC_OscConfig+0x324>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b05      	cmp	r3, #5
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x30c>
 800283e:	4b5f      	ldr	r3, [pc, #380]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002842:	4a5e      	ldr	r2, [pc, #376]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6713      	str	r3, [r2, #112]	@ 0x70
 800284a:	4b5c      	ldr	r3, [pc, #368]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284e:	4a5b      	ldr	r2, [pc, #364]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6713      	str	r3, [r2, #112]	@ 0x70
 8002856:	e00b      	b.n	8002870 <HAL_RCC_OscConfig+0x324>
 8002858:	4b58      	ldr	r3, [pc, #352]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800285a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800285c:	4a57      	ldr	r2, [pc, #348]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800285e:	f023 0301 	bic.w	r3, r3, #1
 8002862:	6713      	str	r3, [r2, #112]	@ 0x70
 8002864:	4b55      	ldr	r3, [pc, #340]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002868:	4a54      	ldr	r2, [pc, #336]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 800286a:	f023 0304 	bic.w	r3, r3, #4
 800286e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d015      	beq.n	80028a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002878:	f7ff f9fa 	bl	8001c70 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287e:	e00a      	b.n	8002896 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002880:	f7ff f9f6 	bl	8001c70 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288e:	4293      	cmp	r3, r2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e0cb      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002896:	4b49      	ldr	r3, [pc, #292]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0ee      	beq.n	8002880 <HAL_RCC_OscConfig+0x334>
 80028a2:	e014      	b.n	80028ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a4:	f7ff f9e4 	bl	8001c70 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028aa:	e00a      	b.n	80028c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7ff f9e0 	bl	8001c70 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e0b5      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c2:	4b3e      	ldr	r3, [pc, #248]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80028c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1ee      	bne.n	80028ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d105      	bne.n	80028e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d4:	4b39      	ldr	r3, [pc, #228]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80028d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d8:	4a38      	ldr	r2, [pc, #224]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80028da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 80a1 	beq.w	8002a2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028ea:	4b34      	ldr	r3, [pc, #208]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d05c      	beq.n	80029b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d141      	bne.n	8002982 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b31      	ldr	r3, [pc, #196]	@ (80029c4 <HAL_RCC_OscConfig+0x478>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7ff f9b4 	bl	8001c70 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290c:	f7ff f9b0 	bl	8001c70 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e087      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291e:	4b27      	ldr	r3, [pc, #156]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69da      	ldr	r2, [r3, #28]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	3b01      	subs	r3, #1
 8002944:	041b      	lsls	r3, r3, #16
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	061b      	lsls	r3, r3, #24
 800294e:	491b      	ldr	r1, [pc, #108]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002950:	4313      	orrs	r3, r2
 8002952:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002954:	4b1b      	ldr	r3, [pc, #108]	@ (80029c4 <HAL_RCC_OscConfig+0x478>)
 8002956:	2201      	movs	r2, #1
 8002958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295a:	f7ff f989 	bl	8001c70 <HAL_GetTick>
 800295e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002962:	f7ff f985 	bl	8001c70 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e05c      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002974:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0x416>
 8002980:	e054      	b.n	8002a2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002982:	4b10      	ldr	r3, [pc, #64]	@ (80029c4 <HAL_RCC_OscConfig+0x478>)
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002988:	f7ff f972 	bl	8001c70 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002990:	f7ff f96e 	bl	8001c70 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e045      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <HAL_RCC_OscConfig+0x470>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_RCC_OscConfig+0x444>
 80029ae:	e03d      	b.n	8002a2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d107      	bne.n	80029c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e038      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40007000 	.word	0x40007000
 80029c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a38 <HAL_RCC_OscConfig+0x4ec>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d028      	beq.n	8002a28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d121      	bne.n	8002a28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d11a      	bne.n	8002a28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029f8:	4013      	ands	r3, r2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d111      	bne.n	8002a28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0e:	085b      	lsrs	r3, r3, #1
 8002a10:	3b01      	subs	r3, #1
 8002a12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d107      	bne.n	8002a28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e000      	b.n	8002a2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800

08002a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e0cc      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a50:	4b68      	ldr	r3, [pc, #416]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d90c      	bls.n	8002a78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5e:	4b65      	ldr	r3, [pc, #404]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a66:	4b63      	ldr	r3, [pc, #396]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0b8      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d020      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d005      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a90:	4b59      	ldr	r3, [pc, #356]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a58      	ldr	r2, [pc, #352]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002aa8:	4b53      	ldr	r3, [pc, #332]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	4a52      	ldr	r2, [pc, #328]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ab2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab4:	4b50      	ldr	r3, [pc, #320]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	494d      	ldr	r1, [pc, #308]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d044      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d107      	bne.n	8002aea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ada:	4b47      	ldr	r3, [pc, #284]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d119      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e07f      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d003      	beq.n	8002afa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d107      	bne.n	8002b0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afa:	4b3f      	ldr	r3, [pc, #252]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d109      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e06f      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e067      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b1a:	4b37      	ldr	r3, [pc, #220]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f023 0203 	bic.w	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	4934      	ldr	r1, [pc, #208]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b2c:	f7ff f8a0 	bl	8001c70 <HAL_GetTick>
 8002b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	e00a      	b.n	8002b4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b34:	f7ff f89c 	bl	8001c70 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e04f      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 020c 	and.w	r2, r3, #12
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d1eb      	bne.n	8002b34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b5c:	4b25      	ldr	r3, [pc, #148]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d20c      	bcs.n	8002b84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6a:	4b22      	ldr	r3, [pc, #136]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b72:	4b20      	ldr	r3, [pc, #128]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e032      	b.n	8002bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d008      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b90:	4b19      	ldr	r3, [pc, #100]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	4916      	ldr	r1, [pc, #88]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d009      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bae:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	490e      	ldr	r1, [pc, #56]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bc2:	f000 f821 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	091b      	lsrs	r3, r3, #4
 8002bce:	f003 030f 	and.w	r3, r3, #15
 8002bd2:	490a      	ldr	r1, [pc, #40]	@ (8002bfc <HAL_RCC_ClockConfig+0x1c0>)
 8002bd4:	5ccb      	ldrb	r3, [r1, r3]
 8002bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bda:	4a09      	ldr	r2, [pc, #36]	@ (8002c00 <HAL_RCC_ClockConfig+0x1c4>)
 8002bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bde:	4b09      	ldr	r3, [pc, #36]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c8>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fe fe6a 	bl	80018bc <HAL_InitTick>

  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023c00 	.word	0x40023c00
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	0800927c 	.word	0x0800927c
 8002c00:	20000000 	.word	0x20000000
 8002c04:	20000004 	.word	0x20000004

08002c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c0c:	b090      	sub	sp, #64	@ 0x40
 8002c0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c20:	4b59      	ldr	r3, [pc, #356]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 030c 	and.w	r3, r3, #12
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	d00d      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x40>
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	f200 80a1 	bhi.w	8002d74 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <HAL_RCC_GetSysClockFreq+0x34>
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d003      	beq.n	8002c42 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c3a:	e09b      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c3c:	4b53      	ldr	r3, [pc, #332]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x184>)
 8002c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c40:	e09b      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c42:	4b53      	ldr	r3, [pc, #332]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c46:	e098      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c48:	4b4f      	ldr	r3, [pc, #316]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c52:	4b4d      	ldr	r3, [pc, #308]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d028      	beq.n	8002cb0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	099b      	lsrs	r3, r3, #6
 8002c64:	2200      	movs	r2, #0
 8002c66:	623b      	str	r3, [r7, #32]
 8002c68:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c70:	2100      	movs	r1, #0
 8002c72:	4b47      	ldr	r3, [pc, #284]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c74:	fb03 f201 	mul.w	r2, r3, r1
 8002c78:	2300      	movs	r3, #0
 8002c7a:	fb00 f303 	mul.w	r3, r0, r3
 8002c7e:	4413      	add	r3, r2
 8002c80:	4a43      	ldr	r2, [pc, #268]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c82:	fba0 1202 	umull	r1, r2, r0, r2
 8002c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c88:	460a      	mov	r2, r1
 8002c8a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002c8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c8e:	4413      	add	r3, r2
 8002c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c94:	2200      	movs	r2, #0
 8002c96:	61bb      	str	r3, [r7, #24]
 8002c98:	61fa      	str	r2, [r7, #28]
 8002c9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002ca2:	f7fd ff89 	bl	8000bb8 <__aeabi_uldivmod>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4613      	mov	r3, r2
 8002cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cae:	e053      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cb0:	4b35      	ldr	r3, [pc, #212]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	099b      	lsrs	r3, r3, #6
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	617a      	str	r2, [r7, #20]
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002cc2:	f04f 0b00 	mov.w	fp, #0
 8002cc6:	4652      	mov	r2, sl
 8002cc8:	465b      	mov	r3, fp
 8002cca:	f04f 0000 	mov.w	r0, #0
 8002cce:	f04f 0100 	mov.w	r1, #0
 8002cd2:	0159      	lsls	r1, r3, #5
 8002cd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cd8:	0150      	lsls	r0, r2, #5
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	ebb2 080a 	subs.w	r8, r2, sl
 8002ce2:	eb63 090b 	sbc.w	r9, r3, fp
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	f04f 0300 	mov.w	r3, #0
 8002cee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cf2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cf6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cfa:	ebb2 0408 	subs.w	r4, r2, r8
 8002cfe:	eb63 0509 	sbc.w	r5, r3, r9
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	f04f 0300 	mov.w	r3, #0
 8002d0a:	00eb      	lsls	r3, r5, #3
 8002d0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d10:	00e2      	lsls	r2, r4, #3
 8002d12:	4614      	mov	r4, r2
 8002d14:	461d      	mov	r5, r3
 8002d16:	eb14 030a 	adds.w	r3, r4, sl
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	eb45 030b 	adc.w	r3, r5, fp
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	f04f 0200 	mov.w	r2, #0
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d2e:	4629      	mov	r1, r5
 8002d30:	028b      	lsls	r3, r1, #10
 8002d32:	4621      	mov	r1, r4
 8002d34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d38:	4621      	mov	r1, r4
 8002d3a:	028a      	lsls	r2, r1, #10
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	4619      	mov	r1, r3
 8002d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d42:	2200      	movs	r2, #0
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	60fa      	str	r2, [r7, #12]
 8002d48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d4c:	f7fd ff34 	bl	8000bb8 <__aeabi_uldivmod>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4613      	mov	r3, r2
 8002d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	3301      	adds	r3, #1
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002d68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d70:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d72:	e002      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x184>)
 8002d76:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3740      	adds	r7, #64	@ 0x40
 8002d80:	46bd      	mov	sp, r7
 8002d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	00f42400 	.word	0x00f42400
 8002d90:	017d7840 	.word	0x017d7840

08002d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d98:	4b03      	ldr	r3, [pc, #12]	@ (8002da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20000000 	.word	0x20000000

08002dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002db0:	f7ff fff0 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	0a9b      	lsrs	r3, r3, #10
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	4903      	ldr	r1, [pc, #12]	@ (8002dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dc2:	5ccb      	ldrb	r3, [r1, r3]
 8002dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	0800928c 	.word	0x0800928c

08002dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dd8:	f7ff ffdc 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	0b5b      	lsrs	r3, r3, #13
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	4903      	ldr	r1, [pc, #12]	@ (8002df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dea:	5ccb      	ldrb	r3, [r1, r3]
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	0800928c 	.word	0x0800928c

08002dfc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	220f      	movs	r2, #15
 8002e0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e0c:	4b12      	ldr	r3, [pc, #72]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0203 	and.w	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e18:	4b0f      	ldr	r3, [pc, #60]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e24:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e30:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCC_GetClockConfig+0x5c>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e3e:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <HAL_RCC_GetClockConfig+0x60>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0207 	and.w	r2, r3, #7
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	601a      	str	r2, [r3, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40023c00 	.word	0x40023c00

08002e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e041      	b.n	8002ef6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d106      	bne.n	8002e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f839 	bl	8002efe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f000 f9b2 	bl	8003208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d001      	beq.n	8002f2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e044      	b.n	8002fb6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 0201 	orr.w	r2, r2, #1
 8002f42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc4 <HAL_TIM_Base_Start_IT+0xb0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d018      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f56:	d013      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a1a      	ldr	r2, [pc, #104]	@ (8002fc8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d00e      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a19      	ldr	r2, [pc, #100]	@ (8002fcc <HAL_TIM_Base_Start_IT+0xb8>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d009      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a17      	ldr	r2, [pc, #92]	@ (8002fd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d004      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a16      	ldr	r2, [pc, #88]	@ (8002fd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d111      	bne.n	8002fa4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2b06      	cmp	r3, #6
 8002f90:	d010      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0201 	orr.w	r2, r2, #1
 8002fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa2:	e007      	b.n	8002fb4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0201 	orr.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	40010000 	.word	0x40010000
 8002fc8:	40000400 	.word	0x40000400
 8002fcc:	40000800 	.word	0x40000800
 8002fd0:	40000c00 	.word	0x40000c00
 8002fd4:	40014000 	.word	0x40014000

08002fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d020      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0202 	mvn.w	r2, #2
 800300c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f8d2 	bl	80031cc <HAL_TIM_IC_CaptureCallback>
 8003028:	e005      	b.n	8003036 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8c4 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f8d5 	bl	80031e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	2b00      	cmp	r3, #0
 8003044:	d020      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01b      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0204 	mvn.w	r2, #4
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f8ac 	bl	80031cc <HAL_TIM_IC_CaptureCallback>
 8003074:	e005      	b.n	8003082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f89e 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f8af 	bl	80031e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d020      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01b      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0208 	mvn.w	r2, #8
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f886 	bl	80031cc <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f878 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f889 	bl	80031e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d020      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01b      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0210 	mvn.w	r2, #16
 80030f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2208      	movs	r2, #8
 80030f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f860 	bl	80031cc <HAL_TIM_IC_CaptureCallback>
 800310c:	e005      	b.n	800311a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f852 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f863 	bl	80031e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00c      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f06f 0201 	mvn.w	r2, #1
 800313c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fe fa70 	bl	8001624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00c      	beq.n	8003168 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003154:	2b00      	cmp	r3, #0
 8003156:	d007      	beq.n	8003168 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f8e0 	bl	8003328 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00c      	beq.n	800318c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f834 	bl	80031f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00c      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 0320 	and.w	r3, r3, #32
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0220 	mvn.w	r2, #32
 80031a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f8b2 	bl	8003314 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031b0:	bf00      	nop
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a37      	ldr	r2, [pc, #220]	@ (80032f8 <TIM_Base_SetConfig+0xf0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d00f      	beq.n	8003240 <TIM_Base_SetConfig+0x38>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003226:	d00b      	beq.n	8003240 <TIM_Base_SetConfig+0x38>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a34      	ldr	r2, [pc, #208]	@ (80032fc <TIM_Base_SetConfig+0xf4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d007      	beq.n	8003240 <TIM_Base_SetConfig+0x38>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a33      	ldr	r2, [pc, #204]	@ (8003300 <TIM_Base_SetConfig+0xf8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d003      	beq.n	8003240 <TIM_Base_SetConfig+0x38>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a32      	ldr	r2, [pc, #200]	@ (8003304 <TIM_Base_SetConfig+0xfc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d108      	bne.n	8003252 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	4313      	orrs	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a28      	ldr	r2, [pc, #160]	@ (80032f8 <TIM_Base_SetConfig+0xf0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d01b      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003260:	d017      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a25      	ldr	r2, [pc, #148]	@ (80032fc <TIM_Base_SetConfig+0xf4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d013      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a24      	ldr	r2, [pc, #144]	@ (8003300 <TIM_Base_SetConfig+0xf8>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d00f      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a23      	ldr	r2, [pc, #140]	@ (8003304 <TIM_Base_SetConfig+0xfc>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d00b      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a22      	ldr	r2, [pc, #136]	@ (8003308 <TIM_Base_SetConfig+0x100>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d007      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a21      	ldr	r2, [pc, #132]	@ (800330c <TIM_Base_SetConfig+0x104>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d003      	beq.n	8003292 <TIM_Base_SetConfig+0x8a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a20      	ldr	r2, [pc, #128]	@ (8003310 <TIM_Base_SetConfig+0x108>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d108      	bne.n	80032a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a0c      	ldr	r2, [pc, #48]	@ (80032f8 <TIM_Base_SetConfig+0xf0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d103      	bne.n	80032d2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f043 0204 	orr.w	r2, r3, #4
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	601a      	str	r2, [r3, #0]
}
 80032ea:	bf00      	nop
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40010000 	.word	0x40010000
 80032fc:	40000400 	.word	0x40000400
 8003300:	40000800 	.word	0x40000800
 8003304:	40000c00 	.word	0x40000c00
 8003308:	40014000 	.word	0x40014000
 800330c:	40014400 	.word	0x40014400
 8003310:	40014800 	.word	0x40014800

08003314 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e042      	b.n	80033d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe fa26 	bl	80017b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2224      	movs	r2, #36	@ 0x24
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800337e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fe09 	bl	8003f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	695a      	ldr	r2, [r3, #20]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08a      	sub	sp, #40	@ 0x28
 80033e0:	af02      	add	r7, sp, #8
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	4613      	mov	r3, r2
 80033ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b20      	cmp	r3, #32
 80033fa:	d175      	bne.n	80034e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <HAL_UART_Transmit+0x2c>
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e06e      	b.n	80034ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2221      	movs	r2, #33	@ 0x21
 8003416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800341a:	f7fe fc29 	bl	8001c70 <HAL_GetTick>
 800341e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	88fa      	ldrh	r2, [r7, #6]
 8003424:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	88fa      	ldrh	r2, [r7, #6]
 800342a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003434:	d108      	bne.n	8003448 <HAL_UART_Transmit+0x6c>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d104      	bne.n	8003448 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800343e:	2300      	movs	r3, #0
 8003440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	61bb      	str	r3, [r7, #24]
 8003446:	e003      	b.n	8003450 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800344c:	2300      	movs	r3, #0
 800344e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003450:	e02e      	b.n	80034b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2200      	movs	r2, #0
 800345a:	2180      	movs	r1, #128	@ 0x80
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 fb6d 	bl	8003b3c <UART_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e03a      	b.n	80034ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003488:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	3302      	adds	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	e007      	b.n	80034a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	3301      	adds	r3, #1
 80034a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1cb      	bne.n	8003452 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2200      	movs	r2, #0
 80034c2:	2140      	movs	r1, #64	@ 0x40
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 fb39 	bl	8003b3c <UART_WaitOnFlagUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e006      	b.n	80034ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	e000      	b.n	80034ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034e8:	2302      	movs	r3, #2
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3720      	adds	r7, #32
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b08c      	sub	sp, #48	@ 0x30
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	4613      	mov	r3, r2
 80034fe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b20      	cmp	r3, #32
 800350a:	d14a      	bne.n	80035a2 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d002      	beq.n	8003518 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e043      	b.n	80035a4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2201      	movs	r2, #1
 8003520:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8003528:	88fb      	ldrh	r3, [r7, #6]
 800352a:	461a      	mov	r2, r3
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 fb5d 	bl	8003bee <UART_Start_Receive_IT>
 8003534:	4603      	mov	r3, r0
 8003536:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800353a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800353e:	2b00      	cmp	r3, #0
 8003540:	d12c      	bne.n	800359c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	2b01      	cmp	r3, #1
 8003548:	d125      	bne.n	8003596 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	330c      	adds	r3, #12
 8003566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	e853 3f00 	ldrex	r3, [r3]
 800356e:	617b      	str	r3, [r7, #20]
   return(result);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f043 0310 	orr.w	r3, r3, #16
 8003576:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	330c      	adds	r3, #12
 800357e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003580:	627a      	str	r2, [r7, #36]	@ 0x24
 8003582:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003584:	6a39      	ldr	r1, [r7, #32]
 8003586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003588:	e841 2300 	strex	r3, r2, [r1]
 800358c:	61fb      	str	r3, [r7, #28]
   return(result);
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e5      	bne.n	8003560 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8003594:	e002      	b.n	800359c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800359c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80035a0:	e000      	b.n	80035a4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80035a2:	2302      	movs	r3, #2
  }
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3730      	adds	r7, #48	@ 0x30
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b0ba      	sub	sp, #232	@ 0xe8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80035d8:	2300      	movs	r3, #0
 80035da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80035ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10f      	bne.n	8003612 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_UART_IRQHandler+0x66>
 80035fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003602:	f003 0320 	and.w	r3, r3, #32
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fc05 	bl	8003e1a <UART_Receive_IT>
      return;
 8003610:	e273      	b.n	8003afa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003616:	2b00      	cmp	r3, #0
 8003618:	f000 80de 	beq.w	80037d8 <HAL_UART_IRQHandler+0x22c>
 800361c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d106      	bne.n	8003636 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800362c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80d1 	beq.w	80037d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00b      	beq.n	800365a <HAL_UART_IRQHandler+0xae>
 8003642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003652:	f043 0201 	orr.w	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800365a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00b      	beq.n	800367e <HAL_UART_IRQHandler+0xd2>
 8003666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003676:	f043 0202 	orr.w	r2, r3, #2
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800367e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00b      	beq.n	80036a2 <HAL_UART_IRQHandler+0xf6>
 800368a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369a:	f043 0204 	orr.w	r2, r3, #4
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80036a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d011      	beq.n	80036d2 <HAL_UART_IRQHandler+0x126>
 80036ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d105      	bne.n	80036c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80036ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d005      	beq.n	80036d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ca:	f043 0208 	orr.w	r2, r3, #8
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 820a 	beq.w	8003af0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036e0:	f003 0320 	and.w	r3, r3, #32
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d008      	beq.n	80036fa <HAL_UART_IRQHandler+0x14e>
 80036e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fb90 	bl	8003e1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003704:	2b40      	cmp	r3, #64	@ 0x40
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d103      	bne.n	8003726 <HAL_UART_IRQHandler+0x17a>
 800371e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003722:	2b00      	cmp	r3, #0
 8003724:	d04f      	beq.n	80037c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fa9b 	bl	8003c62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003736:	2b40      	cmp	r3, #64	@ 0x40
 8003738:	d141      	bne.n	80037be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	3314      	adds	r3, #20
 8003740:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003744:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003748:	e853 3f00 	ldrex	r3, [r3]
 800374c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003750:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3314      	adds	r3, #20
 8003762:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003766:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800376a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003772:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003776:	e841 2300 	strex	r3, r2, [r1]
 800377a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800377e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1d9      	bne.n	800373a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378a:	2b00      	cmp	r3, #0
 800378c:	d013      	beq.n	80037b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003792:	4a8a      	ldr	r2, [pc, #552]	@ (80039bc <HAL_UART_IRQHandler+0x410>)
 8003794:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379a:	4618      	mov	r0, r3
 800379c:	f7fe fbd2 	bl	8001f44 <HAL_DMA_Abort_IT>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037b0:	4610      	mov	r0, r2
 80037b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b4:	e00e      	b.n	80037d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f9b6 	bl	8003b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037bc:	e00a      	b.n	80037d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f9b2 	bl	8003b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037c4:	e006      	b.n	80037d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 f9ae 	bl	8003b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80037d2:	e18d      	b.n	8003af0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037d4:	bf00      	nop
    return;
 80037d6:	e18b      	b.n	8003af0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037dc:	2b01      	cmp	r3, #1
 80037de:	f040 8167 	bne.w	8003ab0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80037e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037e6:	f003 0310 	and.w	r3, r3, #16
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 8160 	beq.w	8003ab0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80037f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037f4:	f003 0310 	and.w	r3, r3, #16
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8159 	beq.w	8003ab0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037fe:	2300      	movs	r3, #0
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800381e:	2b40      	cmp	r3, #64	@ 0x40
 8003820:	f040 80ce 	bne.w	80039c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003834:	2b00      	cmp	r3, #0
 8003836:	f000 80a9 	beq.w	800398c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800383e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003842:	429a      	cmp	r2, r3
 8003844:	f080 80a2 	bcs.w	800398c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800384e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800385a:	f000 8088 	beq.w	800396e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	330c      	adds	r3, #12
 8003864:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003868:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800386c:	e853 3f00 	ldrex	r3, [r3]
 8003870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800387c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	330c      	adds	r3, #12
 8003886:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800388a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800388e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003892:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003896:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800389a:	e841 2300 	strex	r3, r2, [r1]
 800389e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80038a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1d9      	bne.n	800385e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3314      	adds	r3, #20
 80038b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038b4:	e853 3f00 	ldrex	r3, [r3]
 80038b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80038ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038bc:	f023 0301 	bic.w	r3, r3, #1
 80038c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3314      	adds	r3, #20
 80038ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80038ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80038d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80038d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80038da:	e841 2300 	strex	r3, r2, [r1]
 80038de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80038e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1e1      	bne.n	80038aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	3314      	adds	r3, #20
 80038ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038f0:	e853 3f00 	ldrex	r3, [r3]
 80038f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80038f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3314      	adds	r3, #20
 8003906:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800390a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800390c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003910:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003912:	e841 2300 	strex	r3, r2, [r1]
 8003916:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1e3      	bne.n	80038e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	330c      	adds	r3, #12
 8003932:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003936:	e853 3f00 	ldrex	r3, [r3]
 800393a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800393c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800393e:	f023 0310 	bic.w	r3, r3, #16
 8003942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	330c      	adds	r3, #12
 800394c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003950:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003952:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003954:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003956:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003958:	e841 2300 	strex	r3, r2, [r1]
 800395c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800395e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1e3      	bne.n	800392c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003968:	4618      	mov	r0, r3
 800396a:	f7fe fa7b 	bl	8001e64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2202      	movs	r2, #2
 8003972:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800397c:	b29b      	uxth	r3, r3
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	b29b      	uxth	r3, r3
 8003982:	4619      	mov	r1, r3
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7fd fde7 	bl	8001558 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800398a:	e0b3      	b.n	8003af4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003990:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003994:	429a      	cmp	r2, r3
 8003996:	f040 80ad 	bne.w	8003af4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a4:	f040 80a6 	bne.w	8003af4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039b2:	4619      	mov	r1, r3
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7fd fdcf 	bl	8001558 <HAL_UARTEx_RxEventCallback>
      return;
 80039ba:	e09b      	b.n	8003af4 <HAL_UART_IRQHandler+0x548>
 80039bc:	08003d29 	.word	0x08003d29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 808e 	beq.w	8003af8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80039dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8089 	beq.w	8003af8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	330c      	adds	r3, #12
 80039ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039f0:	e853 3f00 	ldrex	r3, [r3]
 80039f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80039f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	330c      	adds	r3, #12
 8003a06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a12:	e841 2300 	strex	r3, r2, [r1]
 8003a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1e3      	bne.n	80039e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3314      	adds	r3, #20
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a28:	e853 3f00 	ldrex	r3, [r3]
 8003a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8003a2e:	6a3b      	ldr	r3, [r7, #32]
 8003a30:	f023 0301 	bic.w	r3, r3, #1
 8003a34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3314      	adds	r3, #20
 8003a3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a42:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a4a:	e841 2300 	strex	r3, r2, [r1]
 8003a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e3      	bne.n	8003a1e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	330c      	adds	r3, #12
 8003a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	e853 3f00 	ldrex	r3, [r3]
 8003a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f023 0310 	bic.w	r3, r3, #16
 8003a7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	330c      	adds	r3, #12
 8003a84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003a88:	61fa      	str	r2, [r7, #28]
 8003a8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8c:	69b9      	ldr	r1, [r7, #24]
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	e841 2300 	strex	r3, r2, [r1]
 8003a94:	617b      	str	r3, [r7, #20]
   return(result);
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1e3      	bne.n	8003a64 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aa2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7fd fd55 	bl	8001558 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003aae:	e023      	b.n	8003af8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d009      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x524>
 8003abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d003      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 f93e 	bl	8003d4a <UART_Transmit_IT>
    return;
 8003ace:	e014      	b.n	8003afa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00e      	beq.n	8003afa <HAL_UART_IRQHandler+0x54e>
 8003adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d008      	beq.n	8003afa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f97e 	bl	8003dea <UART_EndTransmit_IT>
    return;
 8003aee:	e004      	b.n	8003afa <HAL_UART_IRQHandler+0x54e>
    return;
 8003af0:	bf00      	nop
 8003af2:	e002      	b.n	8003afa <HAL_UART_IRQHandler+0x54e>
      return;
 8003af4:	bf00      	nop
 8003af6:	e000      	b.n	8003afa <HAL_UART_IRQHandler+0x54e>
      return;
 8003af8:	bf00      	nop
  }
}
 8003afa:	37e8      	adds	r7, #232	@ 0xe8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	603b      	str	r3, [r7, #0]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4c:	e03b      	b.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b54:	d037      	beq.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b56:	f7fe f88b 	bl	8001c70 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	6a3a      	ldr	r2, [r7, #32]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d302      	bcc.n	8003b6c <UART_WaitOnFlagUntilTimeout+0x30>
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e03a      	b.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d023      	beq.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b80      	cmp	r3, #128	@ 0x80
 8003b82:	d020      	beq.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2b40      	cmp	r3, #64	@ 0x40
 8003b88:	d01d      	beq.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0308 	and.w	r3, r3, #8
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d116      	bne.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 f857 	bl	8003c62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2208      	movs	r2, #8
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e00f      	b.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	bf0c      	ite	eq
 8003bd6:	2301      	moveq	r3, #1
 8003bd8:	2300      	movne	r3, #0
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	461a      	mov	r2, r3
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d0b4      	beq.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	88fa      	ldrh	r2, [r7, #6]
 8003c06:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	88fa      	ldrh	r2, [r7, #6]
 8003c0c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2222      	movs	r2, #34	@ 0x22
 8003c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68da      	ldr	r2, [r3, #12]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c32:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	695a      	ldr	r2, [r3, #20]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0220 	orr.w	r2, r2, #32
 8003c52:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3714      	adds	r7, #20
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b095      	sub	sp, #84	@ 0x54
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	330c      	adds	r3, #12
 8003c70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c74:	e853 3f00 	ldrex	r3, [r3]
 8003c78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	330c      	adds	r3, #12
 8003c88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c92:	e841 2300 	strex	r3, r2, [r1]
 8003c96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1e5      	bne.n	8003c6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3314      	adds	r3, #20
 8003ca4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	e853 3f00 	ldrex	r3, [r3]
 8003cac:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f023 0301 	bic.w	r3, r3, #1
 8003cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	3314      	adds	r3, #20
 8003cbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cc6:	e841 2300 	strex	r3, r2, [r1]
 8003cca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1e5      	bne.n	8003c9e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d119      	bne.n	8003d0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	330c      	adds	r3, #12
 8003ce0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	e853 3f00 	ldrex	r3, [r3]
 8003ce8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	f023 0310 	bic.w	r3, r3, #16
 8003cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	330c      	adds	r3, #12
 8003cf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cfa:	61ba      	str	r2, [r7, #24]
 8003cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfe:	6979      	ldr	r1, [r7, #20]
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	e841 2300 	strex	r3, r2, [r1]
 8003d06:	613b      	str	r3, [r7, #16]
   return(result);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1e5      	bne.n	8003cda <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003d1c:	bf00      	nop
 8003d1e:	3754      	adds	r7, #84	@ 0x54
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f7ff fef3 	bl	8003b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d42:	bf00      	nop
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b085      	sub	sp, #20
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b21      	cmp	r3, #33	@ 0x21
 8003d5c:	d13e      	bne.n	8003ddc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d66:	d114      	bne.n	8003d92 <UART_Transmit_IT+0x48>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d110      	bne.n	8003d92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	1c9a      	adds	r2, r3, #2
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	621a      	str	r2, [r3, #32]
 8003d90:	e008      	b.n	8003da4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	1c59      	adds	r1, r3, #1
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6211      	str	r1, [r2, #32]
 8003d9c:	781a      	ldrb	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	4619      	mov	r1, r3
 8003db2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10f      	bne.n	8003dd8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003dc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68da      	ldr	r2, [r3, #12]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dd6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e000      	b.n	8003dde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ddc:	2302      	movs	r3, #2
  }
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b082      	sub	sp, #8
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff fe78 	bl	8003b00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b08c      	sub	sp, #48	@ 0x30
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003e26:	2300      	movs	r3, #0
 8003e28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b22      	cmp	r3, #34	@ 0x22
 8003e34:	f040 80aa 	bne.w	8003f8c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e40:	d115      	bne.n	8003e6e <UART_Receive_IT+0x54>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d111      	bne.n	8003e6e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e66:	1c9a      	adds	r2, r3, #2
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e6c:	e024      	b.n	8003eb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7c:	d007      	beq.n	8003e8e <UART_Receive_IT+0x74>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10a      	bne.n	8003e9c <UART_Receive_IT+0x82>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e98:	701a      	strb	r2, [r3, #0]
 8003e9a:	e008      	b.n	8003eae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb2:	1c5a      	adds	r2, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d15d      	bne.n	8003f88 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68da      	ldr	r2, [r3, #12]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0220 	bic.w	r2, r2, #32
 8003eda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003eea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695a      	ldr	r2, [r3, #20]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0201 	bic.w	r2, r2, #1
 8003efa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d135      	bne.n	8003f7e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	e853 3f00 	ldrex	r3, [r3]
 8003f26:	613b      	str	r3, [r7, #16]
   return(result);
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	f023 0310 	bic.w	r3, r3, #16
 8003f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f38:	623a      	str	r2, [r7, #32]
 8003f3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	69f9      	ldr	r1, [r7, #28]
 8003f3e:	6a3a      	ldr	r2, [r7, #32]
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e5      	bne.n	8003f18 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0310 	and.w	r3, r3, #16
 8003f56:	2b10      	cmp	r3, #16
 8003f58:	d10a      	bne.n	8003f70 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f74:	4619      	mov	r1, r3
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fd faee 	bl	8001558 <HAL_UARTEx_RxEventCallback>
 8003f7c:	e002      	b.n	8003f84 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7ff fdc8 	bl	8003b14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	e002      	b.n	8003f8e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	e000      	b.n	8003f8e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f8c:	2302      	movs	r3, #2
  }
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3730      	adds	r7, #48	@ 0x30
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
	...

08003f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f9c:	b0c0      	sub	sp, #256	@ 0x100
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb4:	68d9      	ldr	r1, [r3, #12]
 8003fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	ea40 0301 	orr.w	r3, r0, r1
 8003fc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ff0:	f021 010c 	bic.w	r1, r1, #12
 8003ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ffe:	430b      	orrs	r3, r1
 8004000:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800400e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004012:	6999      	ldr	r1, [r3, #24]
 8004014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	ea40 0301 	orr.w	r3, r0, r1
 800401e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	4b8f      	ldr	r3, [pc, #572]	@ (8004264 <UART_SetConfig+0x2cc>)
 8004028:	429a      	cmp	r2, r3
 800402a:	d005      	beq.n	8004038 <UART_SetConfig+0xa0>
 800402c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	4b8d      	ldr	r3, [pc, #564]	@ (8004268 <UART_SetConfig+0x2d0>)
 8004034:	429a      	cmp	r2, r3
 8004036:	d104      	bne.n	8004042 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004038:	f7fe fecc 	bl	8002dd4 <HAL_RCC_GetPCLK2Freq>
 800403c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004040:	e003      	b.n	800404a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004042:	f7fe feb3 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8004046:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800404a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004054:	f040 810c 	bne.w	8004270 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800405c:	2200      	movs	r2, #0
 800405e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004062:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004066:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800406a:	4622      	mov	r2, r4
 800406c:	462b      	mov	r3, r5
 800406e:	1891      	adds	r1, r2, r2
 8004070:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004072:	415b      	adcs	r3, r3
 8004074:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004076:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800407a:	4621      	mov	r1, r4
 800407c:	eb12 0801 	adds.w	r8, r2, r1
 8004080:	4629      	mov	r1, r5
 8004082:	eb43 0901 	adc.w	r9, r3, r1
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004092:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004096:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800409a:	4690      	mov	r8, r2
 800409c:	4699      	mov	r9, r3
 800409e:	4623      	mov	r3, r4
 80040a0:	eb18 0303 	adds.w	r3, r8, r3
 80040a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80040a8:	462b      	mov	r3, r5
 80040aa:	eb49 0303 	adc.w	r3, r9, r3
 80040ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80040b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80040be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80040c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80040c6:	460b      	mov	r3, r1
 80040c8:	18db      	adds	r3, r3, r3
 80040ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80040cc:	4613      	mov	r3, r2
 80040ce:	eb42 0303 	adc.w	r3, r2, r3
 80040d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80040d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80040d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80040dc:	f7fc fd6c 	bl	8000bb8 <__aeabi_uldivmod>
 80040e0:	4602      	mov	r2, r0
 80040e2:	460b      	mov	r3, r1
 80040e4:	4b61      	ldr	r3, [pc, #388]	@ (800426c <UART_SetConfig+0x2d4>)
 80040e6:	fba3 2302 	umull	r2, r3, r3, r2
 80040ea:	095b      	lsrs	r3, r3, #5
 80040ec:	011c      	lsls	r4, r3, #4
 80040ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040f2:	2200      	movs	r2, #0
 80040f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004100:	4642      	mov	r2, r8
 8004102:	464b      	mov	r3, r9
 8004104:	1891      	adds	r1, r2, r2
 8004106:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004108:	415b      	adcs	r3, r3
 800410a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800410c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004110:	4641      	mov	r1, r8
 8004112:	eb12 0a01 	adds.w	sl, r2, r1
 8004116:	4649      	mov	r1, r9
 8004118:	eb43 0b01 	adc.w	fp, r3, r1
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004128:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800412c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004130:	4692      	mov	sl, r2
 8004132:	469b      	mov	fp, r3
 8004134:	4643      	mov	r3, r8
 8004136:	eb1a 0303 	adds.w	r3, sl, r3
 800413a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800413e:	464b      	mov	r3, r9
 8004140:	eb4b 0303 	adc.w	r3, fp, r3
 8004144:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004154:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004158:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800415c:	460b      	mov	r3, r1
 800415e:	18db      	adds	r3, r3, r3
 8004160:	643b      	str	r3, [r7, #64]	@ 0x40
 8004162:	4613      	mov	r3, r2
 8004164:	eb42 0303 	adc.w	r3, r2, r3
 8004168:	647b      	str	r3, [r7, #68]	@ 0x44
 800416a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800416e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004172:	f7fc fd21 	bl	8000bb8 <__aeabi_uldivmod>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4611      	mov	r1, r2
 800417c:	4b3b      	ldr	r3, [pc, #236]	@ (800426c <UART_SetConfig+0x2d4>)
 800417e:	fba3 2301 	umull	r2, r3, r3, r1
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	2264      	movs	r2, #100	@ 0x64
 8004186:	fb02 f303 	mul.w	r3, r2, r3
 800418a:	1acb      	subs	r3, r1, r3
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004192:	4b36      	ldr	r3, [pc, #216]	@ (800426c <UART_SetConfig+0x2d4>)
 8004194:	fba3 2302 	umull	r2, r3, r3, r2
 8004198:	095b      	lsrs	r3, r3, #5
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80041a0:	441c      	add	r4, r3
 80041a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041a6:	2200      	movs	r2, #0
 80041a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80041ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80041b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80041b4:	4642      	mov	r2, r8
 80041b6:	464b      	mov	r3, r9
 80041b8:	1891      	adds	r1, r2, r2
 80041ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80041bc:	415b      	adcs	r3, r3
 80041be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80041c4:	4641      	mov	r1, r8
 80041c6:	1851      	adds	r1, r2, r1
 80041c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80041ca:	4649      	mov	r1, r9
 80041cc:	414b      	adcs	r3, r1
 80041ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	f04f 0300 	mov.w	r3, #0
 80041d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80041dc:	4659      	mov	r1, fp
 80041de:	00cb      	lsls	r3, r1, #3
 80041e0:	4651      	mov	r1, sl
 80041e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041e6:	4651      	mov	r1, sl
 80041e8:	00ca      	lsls	r2, r1, #3
 80041ea:	4610      	mov	r0, r2
 80041ec:	4619      	mov	r1, r3
 80041ee:	4603      	mov	r3, r0
 80041f0:	4642      	mov	r2, r8
 80041f2:	189b      	adds	r3, r3, r2
 80041f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041f8:	464b      	mov	r3, r9
 80041fa:	460a      	mov	r2, r1
 80041fc:	eb42 0303 	adc.w	r3, r2, r3
 8004200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004210:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004214:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004218:	460b      	mov	r3, r1
 800421a:	18db      	adds	r3, r3, r3
 800421c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800421e:	4613      	mov	r3, r2
 8004220:	eb42 0303 	adc.w	r3, r2, r3
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004226:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800422a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800422e:	f7fc fcc3 	bl	8000bb8 <__aeabi_uldivmod>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4b0d      	ldr	r3, [pc, #52]	@ (800426c <UART_SetConfig+0x2d4>)
 8004238:	fba3 1302 	umull	r1, r3, r3, r2
 800423c:	095b      	lsrs	r3, r3, #5
 800423e:	2164      	movs	r1, #100	@ 0x64
 8004240:	fb01 f303 	mul.w	r3, r1, r3
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	3332      	adds	r3, #50	@ 0x32
 800424a:	4a08      	ldr	r2, [pc, #32]	@ (800426c <UART_SetConfig+0x2d4>)
 800424c:	fba2 2303 	umull	r2, r3, r2, r3
 8004250:	095b      	lsrs	r3, r3, #5
 8004252:	f003 0207 	and.w	r2, r3, #7
 8004256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4422      	add	r2, r4
 800425e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004260:	e106      	b.n	8004470 <UART_SetConfig+0x4d8>
 8004262:	bf00      	nop
 8004264:	40011000 	.word	0x40011000
 8004268:	40011400 	.word	0x40011400
 800426c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004270:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004274:	2200      	movs	r2, #0
 8004276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800427a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800427e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004282:	4642      	mov	r2, r8
 8004284:	464b      	mov	r3, r9
 8004286:	1891      	adds	r1, r2, r2
 8004288:	6239      	str	r1, [r7, #32]
 800428a:	415b      	adcs	r3, r3
 800428c:	627b      	str	r3, [r7, #36]	@ 0x24
 800428e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004292:	4641      	mov	r1, r8
 8004294:	1854      	adds	r4, r2, r1
 8004296:	4649      	mov	r1, r9
 8004298:	eb43 0501 	adc.w	r5, r3, r1
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	f04f 0300 	mov.w	r3, #0
 80042a4:	00eb      	lsls	r3, r5, #3
 80042a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042aa:	00e2      	lsls	r2, r4, #3
 80042ac:	4614      	mov	r4, r2
 80042ae:	461d      	mov	r5, r3
 80042b0:	4643      	mov	r3, r8
 80042b2:	18e3      	adds	r3, r4, r3
 80042b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042b8:	464b      	mov	r3, r9
 80042ba:	eb45 0303 	adc.w	r3, r5, r3
 80042be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80042ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042d2:	f04f 0200 	mov.w	r2, #0
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80042de:	4629      	mov	r1, r5
 80042e0:	008b      	lsls	r3, r1, #2
 80042e2:	4621      	mov	r1, r4
 80042e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042e8:	4621      	mov	r1, r4
 80042ea:	008a      	lsls	r2, r1, #2
 80042ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042f0:	f7fc fc62 	bl	8000bb8 <__aeabi_uldivmod>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4b60      	ldr	r3, [pc, #384]	@ (800447c <UART_SetConfig+0x4e4>)
 80042fa:	fba3 2302 	umull	r2, r3, r3, r2
 80042fe:	095b      	lsrs	r3, r3, #5
 8004300:	011c      	lsls	r4, r3, #4
 8004302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004306:	2200      	movs	r2, #0
 8004308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800430c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004310:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004314:	4642      	mov	r2, r8
 8004316:	464b      	mov	r3, r9
 8004318:	1891      	adds	r1, r2, r2
 800431a:	61b9      	str	r1, [r7, #24]
 800431c:	415b      	adcs	r3, r3
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004324:	4641      	mov	r1, r8
 8004326:	1851      	adds	r1, r2, r1
 8004328:	6139      	str	r1, [r7, #16]
 800432a:	4649      	mov	r1, r9
 800432c:	414b      	adcs	r3, r1
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	f04f 0200 	mov.w	r2, #0
 8004334:	f04f 0300 	mov.w	r3, #0
 8004338:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800433c:	4659      	mov	r1, fp
 800433e:	00cb      	lsls	r3, r1, #3
 8004340:	4651      	mov	r1, sl
 8004342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004346:	4651      	mov	r1, sl
 8004348:	00ca      	lsls	r2, r1, #3
 800434a:	4610      	mov	r0, r2
 800434c:	4619      	mov	r1, r3
 800434e:	4603      	mov	r3, r0
 8004350:	4642      	mov	r2, r8
 8004352:	189b      	adds	r3, r3, r2
 8004354:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004358:	464b      	mov	r3, r9
 800435a:	460a      	mov	r2, r1
 800435c:	eb42 0303 	adc.w	r3, r2, r3
 8004360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800436e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	f04f 0300 	mov.w	r3, #0
 8004378:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800437c:	4649      	mov	r1, r9
 800437e:	008b      	lsls	r3, r1, #2
 8004380:	4641      	mov	r1, r8
 8004382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004386:	4641      	mov	r1, r8
 8004388:	008a      	lsls	r2, r1, #2
 800438a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800438e:	f7fc fc13 	bl	8000bb8 <__aeabi_uldivmod>
 8004392:	4602      	mov	r2, r0
 8004394:	460b      	mov	r3, r1
 8004396:	4611      	mov	r1, r2
 8004398:	4b38      	ldr	r3, [pc, #224]	@ (800447c <UART_SetConfig+0x4e4>)
 800439a:	fba3 2301 	umull	r2, r3, r3, r1
 800439e:	095b      	lsrs	r3, r3, #5
 80043a0:	2264      	movs	r2, #100	@ 0x64
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	1acb      	subs	r3, r1, r3
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	3332      	adds	r3, #50	@ 0x32
 80043ac:	4a33      	ldr	r2, [pc, #204]	@ (800447c <UART_SetConfig+0x4e4>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b8:	441c      	add	r4, r3
 80043ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043be:	2200      	movs	r2, #0
 80043c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80043c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80043c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80043c8:	4642      	mov	r2, r8
 80043ca:	464b      	mov	r3, r9
 80043cc:	1891      	adds	r1, r2, r2
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	415b      	adcs	r3, r3
 80043d2:	60fb      	str	r3, [r7, #12]
 80043d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043d8:	4641      	mov	r1, r8
 80043da:	1851      	adds	r1, r2, r1
 80043dc:	6039      	str	r1, [r7, #0]
 80043de:	4649      	mov	r1, r9
 80043e0:	414b      	adcs	r3, r1
 80043e2:	607b      	str	r3, [r7, #4]
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043f0:	4659      	mov	r1, fp
 80043f2:	00cb      	lsls	r3, r1, #3
 80043f4:	4651      	mov	r1, sl
 80043f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043fa:	4651      	mov	r1, sl
 80043fc:	00ca      	lsls	r2, r1, #3
 80043fe:	4610      	mov	r0, r2
 8004400:	4619      	mov	r1, r3
 8004402:	4603      	mov	r3, r0
 8004404:	4642      	mov	r2, r8
 8004406:	189b      	adds	r3, r3, r2
 8004408:	66bb      	str	r3, [r7, #104]	@ 0x68
 800440a:	464b      	mov	r3, r9
 800440c:	460a      	mov	r2, r1
 800440e:	eb42 0303 	adc.w	r3, r2, r3
 8004412:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	663b      	str	r3, [r7, #96]	@ 0x60
 800441e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800442c:	4649      	mov	r1, r9
 800442e:	008b      	lsls	r3, r1, #2
 8004430:	4641      	mov	r1, r8
 8004432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004436:	4641      	mov	r1, r8
 8004438:	008a      	lsls	r2, r1, #2
 800443a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800443e:	f7fc fbbb 	bl	8000bb8 <__aeabi_uldivmod>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4b0d      	ldr	r3, [pc, #52]	@ (800447c <UART_SetConfig+0x4e4>)
 8004448:	fba3 1302 	umull	r1, r3, r3, r2
 800444c:	095b      	lsrs	r3, r3, #5
 800444e:	2164      	movs	r1, #100	@ 0x64
 8004450:	fb01 f303 	mul.w	r3, r1, r3
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	3332      	adds	r3, #50	@ 0x32
 800445a:	4a08      	ldr	r2, [pc, #32]	@ (800447c <UART_SetConfig+0x4e4>)
 800445c:	fba2 2303 	umull	r2, r3, r2, r3
 8004460:	095b      	lsrs	r3, r3, #5
 8004462:	f003 020f 	and.w	r2, r3, #15
 8004466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4422      	add	r2, r4
 800446e:	609a      	str	r2, [r3, #8]
}
 8004470:	bf00      	nop
 8004472:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004476:	46bd      	mov	sp, r7
 8004478:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800447c:	51eb851f 	.word	0x51eb851f

08004480 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	4603      	mov	r3, r0
 8004488:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800448e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004492:	2b84      	cmp	r3, #132	@ 0x84
 8004494:	d005      	beq.n	80044a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004496:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4413      	add	r3, r2
 800449e:	3303      	adds	r3, #3
 80044a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80044a2:	68fb      	ldr	r3, [r7, #12]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80044b4:	f000 fe22 	bl	80050fc <vTaskStartScheduler>
  
  return osOK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	bd80      	pop	{r7, pc}

080044be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80044be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044c0:	b089      	sub	sp, #36	@ 0x24
 80044c2:	af04      	add	r7, sp, #16
 80044c4:	6078      	str	r0, [r7, #4]
 80044c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d020      	beq.n	8004512 <osThreadCreate+0x54>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01c      	beq.n	8004512 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685c      	ldr	r4, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691e      	ldr	r6, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff ffc8 	bl	8004480 <makeFreeRtosPriority>
 80044f0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044fa:	9202      	str	r2, [sp, #8]
 80044fc:	9301      	str	r3, [sp, #4]
 80044fe:	9100      	str	r1, [sp, #0]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	4632      	mov	r2, r6
 8004504:	4629      	mov	r1, r5
 8004506:	4620      	mov	r0, r4
 8004508:	f000 fc2a 	bl	8004d60 <xTaskCreateStatic>
 800450c:	4603      	mov	r3, r0
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e01c      	b.n	800454c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685c      	ldr	r4, [r3, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800451e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004526:	4618      	mov	r0, r3
 8004528:	f7ff ffaa 	bl	8004480 <makeFreeRtosPriority>
 800452c:	4602      	mov	r2, r0
 800452e:	f107 030c 	add.w	r3, r7, #12
 8004532:	9301      	str	r3, [sp, #4]
 8004534:	9200      	str	r2, [sp, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	4632      	mov	r2, r6
 800453a:	4629      	mov	r1, r5
 800453c:	4620      	mov	r0, r4
 800453e:	f000 fc6f 	bl	8004e20 <xTaskCreate>
 8004542:	4603      	mov	r3, r0
 8004544:	2b01      	cmp	r3, #1
 8004546:	d001      	beq.n	800454c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004548:	2300      	movs	r3, #0
 800454a:	e000      	b.n	800454e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800454c:	68fb      	ldr	r3, [r7, #12]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004556 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	b084      	sub	sp, #16
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <osDelay+0x16>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	e000      	b.n	800456e <osDelay+0x18>
 800456c:	2301      	movs	r3, #1
 800456e:	4618      	mov	r0, r3
 8004570:	f000 fd8e 	bl	8005090 <vTaskDelay>
  
  return osOK;
 8004574:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f103 0208 	add.w	r2, r3, #8
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004596:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f103 0208 	add.w	r2, r3, #8
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f103 0208 	add.w	r2, r3, #8
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	689a      	ldr	r2, [r3, #8]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	1c5a      	adds	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	601a      	str	r2, [r3, #0]
}
 8004614:	bf00      	nop
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004636:	d103      	bne.n	8004640 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	e00c      	b.n	800465a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3308      	adds	r3, #8
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	e002      	b.n	800464e <vListInsert+0x2e>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	60fb      	str	r3, [r7, #12]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	429a      	cmp	r2, r3
 8004658:	d2f6      	bcs.n	8004648 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	601a      	str	r2, [r3, #0]
}
 8004686:	bf00      	nop
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004692:	b480      	push	{r7}
 8004694:	b085      	sub	sp, #20
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6892      	ldr	r2, [r2, #8]
 80046a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6852      	ldr	r2, [r2, #4]
 80046b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d103      	bne.n	80046c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	1e5a      	subs	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
	...

080046e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004714:	f001 fb38 	bl	8005d88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004720:	68f9      	ldr	r1, [r7, #12]
 8004722:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004724:	fb01 f303 	mul.w	r3, r1, r3
 8004728:	441a      	add	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004744:	3b01      	subs	r3, #1
 8004746:	68f9      	ldr	r1, [r7, #12]
 8004748:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800474a:	fb01 f303 	mul.w	r3, r1, r3
 800474e:	441a      	add	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	22ff      	movs	r2, #255	@ 0xff
 8004758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	22ff      	movs	r2, #255	@ 0xff
 8004760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d114      	bne.n	8004794 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d01a      	beq.n	80047a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3310      	adds	r3, #16
 8004776:	4618      	mov	r0, r3
 8004778:	f000 ff0a 	bl	8005590 <xTaskRemoveFromEventList>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d012      	beq.n	80047a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004782:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <xQueueGenericReset+0xd0>)
 8004784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	f3bf 8f6f 	isb	sy
 8004792:	e009      	b.n	80047a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3310      	adds	r3, #16
 8004798:	4618      	mov	r0, r3
 800479a:	f7ff fef0 	bl	800457e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	3324      	adds	r3, #36	@ 0x24
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff feeb 	bl	800457e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047a8:	f001 fb20 	bl	8005dec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047ac:	2301      	movs	r3, #1
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	e000ed04 	.word	0xe000ed04

080047bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	@ 0x28
 80047c0:	af02      	add	r7, sp, #8
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	4613      	mov	r3, r2
 80047c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10b      	bne.n	80047e8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	613b      	str	r3, [r7, #16]
}
 80047e2:	bf00      	nop
 80047e4:	bf00      	nop
 80047e6:	e7fd      	b.n	80047e4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	fb02 f303 	mul.w	r3, r2, r3
 80047f0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	3348      	adds	r3, #72	@ 0x48
 80047f6:	4618      	mov	r0, r3
 80047f8:	f001 fbe8 	bl	8005fcc <pvPortMalloc>
 80047fc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d011      	beq.n	8004828 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	3348      	adds	r3, #72	@ 0x48
 800480c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004816:	79fa      	ldrb	r2, [r7, #7]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	4613      	mov	r3, r2
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	68b9      	ldr	r1, [r7, #8]
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 f805 	bl	8004832 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004828:	69bb      	ldr	r3, [r7, #24]
	}
 800482a:	4618      	mov	r0, r3
 800482c:	3720      	adds	r7, #32
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	60f8      	str	r0, [r7, #12]
 800483a:	60b9      	str	r1, [r7, #8]
 800483c:	607a      	str	r2, [r7, #4]
 800483e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d103      	bne.n	800484e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	e002      	b.n	8004854 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004860:	2101      	movs	r1, #1
 8004862:	69b8      	ldr	r0, [r7, #24]
 8004864:	f7ff ff40 	bl	80046e8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b090      	sub	sp, #64	@ 0x40
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
 800487c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10b      	bne.n	80048a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800489a:	bf00      	nop
 800489c:	bf00      	nop
 800489e:	e7fd      	b.n	800489c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d103      	bne.n	80048ae <xQueueGenericSendFromISR+0x3e>
 80048a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <xQueueGenericSendFromISR+0x42>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <xQueueGenericSendFromISR+0x44>
 80048b2:	2300      	movs	r3, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10b      	bne.n	80048d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048ca:	bf00      	nop
 80048cc:	bf00      	nop
 80048ce:	e7fd      	b.n	80048cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d103      	bne.n	80048de <xQueueGenericSendFromISR+0x6e>
 80048d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d101      	bne.n	80048e2 <xQueueGenericSendFromISR+0x72>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <xQueueGenericSendFromISR+0x74>
 80048e2:	2300      	movs	r3, #0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d10b      	bne.n	8004900 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80048e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	623b      	str	r3, [r7, #32]
}
 80048fa:	bf00      	nop
 80048fc:	bf00      	nop
 80048fe:	e7fd      	b.n	80048fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004900:	f001 fb22 	bl	8005f48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004904:	f3ef 8211 	mrs	r2, BASEPRI
 8004908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	61fa      	str	r2, [r7, #28]
 800491a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800491c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800491e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004922:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004928:	429a      	cmp	r2, r3
 800492a:	d302      	bcc.n	8004932 <xQueueGenericSendFromISR+0xc2>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d12f      	bne.n	8004992 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004934:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004938:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800493c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004942:	683a      	ldr	r2, [r7, #0]
 8004944:	68b9      	ldr	r1, [r7, #8]
 8004946:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004948:	f000 f912 	bl	8004b70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800494c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004950:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004954:	d112      	bne.n	800497c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	2b00      	cmp	r3, #0
 800495c:	d016      	beq.n	800498c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800495e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004960:	3324      	adds	r3, #36	@ 0x24
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fe14 	bl	8005590 <xTaskRemoveFromEventList>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00e      	beq.n	800498c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00b      	beq.n	800498c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	e007      	b.n	800498c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800497c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004980:	3301      	adds	r3, #1
 8004982:	b2db      	uxtb	r3, r3
 8004984:	b25a      	sxtb	r2, r3
 8004986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004988:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800498c:	2301      	movs	r3, #1
 800498e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004990:	e001      	b.n	8004996 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004992:	2300      	movs	r3, #0
 8004994:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004998:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3740      	adds	r7, #64	@ 0x40
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08c      	sub	sp, #48	@ 0x30
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049b8:	2300      	movs	r3, #0
 80049ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80049c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <xQueueReceive+0x32>
	__asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	623b      	str	r3, [r7, #32]
}
 80049d8:	bf00      	nop
 80049da:	bf00      	nop
 80049dc:	e7fd      	b.n	80049da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d103      	bne.n	80049ec <xQueueReceive+0x40>
 80049e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <xQueueReceive+0x44>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <xQueueReceive+0x46>
 80049f0:	2300      	movs	r3, #0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10b      	bne.n	8004a0e <xQueueReceive+0x62>
	__asm volatile
 80049f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fa:	f383 8811 	msr	BASEPRI, r3
 80049fe:	f3bf 8f6f 	isb	sy
 8004a02:	f3bf 8f4f 	dsb	sy
 8004a06:	61fb      	str	r3, [r7, #28]
}
 8004a08:	bf00      	nop
 8004a0a:	bf00      	nop
 8004a0c:	e7fd      	b.n	8004a0a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a0e:	f000 ff7f 	bl	8005910 <xTaskGetSchedulerState>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d102      	bne.n	8004a1e <xQueueReceive+0x72>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <xQueueReceive+0x76>
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <xQueueReceive+0x78>
 8004a22:	2300      	movs	r3, #0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10b      	bne.n	8004a40 <xQueueReceive+0x94>
	__asm volatile
 8004a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	61bb      	str	r3, [r7, #24]
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	e7fd      	b.n	8004a3c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a40:	f001 f9a2 	bl	8005d88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d01f      	beq.n	8004a90 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a54:	f000 f8f6 	bl	8004c44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	1e5a      	subs	r2, r3, #1
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00f      	beq.n	8004a88 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6a:	3310      	adds	r3, #16
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fd8f 	bl	8005590 <xTaskRemoveFromEventList>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d007      	beq.n	8004a88 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a78:	4b3c      	ldr	r3, [pc, #240]	@ (8004b6c <xQueueReceive+0x1c0>)
 8004a7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a88:	f001 f9b0 	bl	8005dec <vPortExitCritical>
				return pdPASS;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e069      	b.n	8004b64 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d103      	bne.n	8004a9e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a96:	f001 f9a9 	bl	8005dec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e062      	b.n	8004b64 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d106      	bne.n	8004ab2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004aa4:	f107 0310 	add.w	r3, r7, #16
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 fdd5 	bl	8005658 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ab2:	f001 f99b 	bl	8005dec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ab6:	f000 fb83 	bl	80051c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aba:	f001 f965 	bl	8005d88 <vPortEnterCritical>
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ac4:	b25b      	sxtb	r3, r3
 8004ac6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aca:	d103      	bne.n	8004ad4 <xQueueReceive+0x128>
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ada:	b25b      	sxtb	r3, r3
 8004adc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ae0:	d103      	bne.n	8004aea <xQueueReceive+0x13e>
 8004ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004aea:	f001 f97f 	bl	8005dec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004aee:	1d3a      	adds	r2, r7, #4
 8004af0:	f107 0310 	add.w	r3, r7, #16
 8004af4:	4611      	mov	r1, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fdc4 	bl	8005684 <xTaskCheckForTimeOut>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d123      	bne.n	8004b4a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b04:	f000 f916 	bl	8004d34 <prvIsQueueEmpty>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d017      	beq.n	8004b3e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b10:	3324      	adds	r3, #36	@ 0x24
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	4611      	mov	r1, r2
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 fd14 	bl	8005544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b1e:	f000 f8b7 	bl	8004c90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b22:	f000 fb5b 	bl	80051dc <xTaskResumeAll>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d189      	bne.n	8004a40 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b6c <xQueueReceive+0x1c0>)
 8004b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	e780      	b.n	8004a40 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b40:	f000 f8a6 	bl	8004c90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b44:	f000 fb4a 	bl	80051dc <xTaskResumeAll>
 8004b48:	e77a      	b.n	8004a40 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b4c:	f000 f8a0 	bl	8004c90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b50:	f000 fb44 	bl	80051dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b56:	f000 f8ed 	bl	8004d34 <prvIsQueueEmpty>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f43f af6f 	beq.w	8004a40 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3730      	adds	r7, #48	@ 0x30
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	e000ed04 	.word	0xe000ed04

08004b70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10d      	bne.n	8004baa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d14d      	bne.n	8004c32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fed6 	bl	800594c <xTaskPriorityDisinherit>
 8004ba0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	609a      	str	r2, [r3, #8]
 8004ba8:	e043      	b.n	8004c32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d119      	bne.n	8004be4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6858      	ldr	r0, [r3, #4]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	461a      	mov	r2, r3
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	f002 fa09 	bl	8006fd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	441a      	add	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d32b      	bcc.n	8004c32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	605a      	str	r2, [r3, #4]
 8004be2:	e026      	b.n	8004c32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	68d8      	ldr	r0, [r3, #12]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bec:	461a      	mov	r2, r3
 8004bee:	68b9      	ldr	r1, [r7, #8]
 8004bf0:	f002 f9ef 	bl	8006fd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	425b      	negs	r3, r3
 8004bfe:	441a      	add	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d207      	bcs.n	8004c20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c18:	425b      	negs	r3, r3
 8004c1a:	441a      	add	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d105      	bne.n	8004c32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d002      	beq.n	8004c32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004c3a:	697b      	ldr	r3, [r7, #20]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d018      	beq.n	8004c88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68da      	ldr	r2, [r3, #12]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	441a      	add	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d303      	bcc.n	8004c78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68d9      	ldr	r1, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	461a      	mov	r2, r3
 8004c82:	6838      	ldr	r0, [r7, #0]
 8004c84:	f002 f9a5 	bl	8006fd2 <memcpy>
	}
}
 8004c88:	bf00      	nop
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c98:	f001 f876 	bl	8005d88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ca2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ca4:	e011      	b.n	8004cca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d012      	beq.n	8004cd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3324      	adds	r3, #36	@ 0x24
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fc6c 	bl	8005590 <xTaskRemoveFromEventList>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004cbe:	f000 fd45 	bl	800574c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004cc2:	7bfb      	ldrb	r3, [r7, #15]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	dce9      	bgt.n	8004ca6 <prvUnlockQueue+0x16>
 8004cd2:	e000      	b.n	8004cd6 <prvUnlockQueue+0x46>
					break;
 8004cd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	22ff      	movs	r2, #255	@ 0xff
 8004cda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004cde:	f001 f885 	bl	8005dec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ce2:	f001 f851 	bl	8005d88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004cee:	e011      	b.n	8004d14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d012      	beq.n	8004d1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3310      	adds	r3, #16
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f000 fc47 	bl	8005590 <xTaskRemoveFromEventList>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d08:	f000 fd20 	bl	800574c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d0c:	7bbb      	ldrb	r3, [r7, #14]
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	dce9      	bgt.n	8004cf0 <prvUnlockQueue+0x60>
 8004d1c:	e000      	b.n	8004d20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	22ff      	movs	r2, #255	@ 0xff
 8004d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d28:	f001 f860 	bl	8005dec <vPortExitCritical>
}
 8004d2c:	bf00      	nop
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d3c:	f001 f824 	bl	8005d88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d102      	bne.n	8004d4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	e001      	b.n	8004d52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d52:	f001 f84b 	bl	8005dec <vPortExitCritical>

	return xReturn;
 8004d56:	68fb      	ldr	r3, [r7, #12]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3710      	adds	r7, #16
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08e      	sub	sp, #56	@ 0x38
 8004d64:	af04      	add	r7, sp, #16
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
 8004d6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10b      	bne.n	8004d8c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	623b      	str	r3, [r7, #32]
}
 8004d86:	bf00      	nop
 8004d88:	bf00      	nop
 8004d8a:	e7fd      	b.n	8004d88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10b      	bne.n	8004daa <xTaskCreateStatic+0x4a>
	__asm volatile
 8004d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d96:	f383 8811 	msr	BASEPRI, r3
 8004d9a:	f3bf 8f6f 	isb	sy
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	61fb      	str	r3, [r7, #28]
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	e7fd      	b.n	8004da6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004daa:	2354      	movs	r3, #84	@ 0x54
 8004dac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	2b54      	cmp	r3, #84	@ 0x54
 8004db2:	d00b      	beq.n	8004dcc <xTaskCreateStatic+0x6c>
	__asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	61bb      	str	r3, [r7, #24]
}
 8004dc6:	bf00      	nop
 8004dc8:	bf00      	nop
 8004dca:	e7fd      	b.n	8004dc8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004dcc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01e      	beq.n	8004e12 <xTaskCreateStatic+0xb2>
 8004dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d01b      	beq.n	8004e12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004de2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004dec:	2300      	movs	r3, #0
 8004dee:	9303      	str	r3, [sp, #12]
 8004df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df2:	9302      	str	r3, [sp, #8]
 8004df4:	f107 0314 	add.w	r3, r7, #20
 8004df8:	9301      	str	r3, [sp, #4]
 8004dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfc:	9300      	str	r3, [sp, #0]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	68b9      	ldr	r1, [r7, #8]
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f850 	bl	8004eaa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e0c:	f000 f8d6 	bl	8004fbc <prvAddNewTaskToReadyList>
 8004e10:	e001      	b.n	8004e16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e16:	697b      	ldr	r3, [r7, #20]
	}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3728      	adds	r7, #40	@ 0x28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b08c      	sub	sp, #48	@ 0x30
 8004e24:	af04      	add	r7, sp, #16
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	4618      	mov	r0, r3
 8004e36:	f001 f8c9 	bl	8005fcc <pvPortMalloc>
 8004e3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00e      	beq.n	8004e60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e42:	2054      	movs	r0, #84	@ 0x54
 8004e44:	f001 f8c2 	bl	8005fcc <pvPortMalloc>
 8004e48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d003      	beq.n	8004e58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e56:	e005      	b.n	8004e64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e58:	6978      	ldr	r0, [r7, #20]
 8004e5a:	f001 f985 	bl	8006168 <vPortFree>
 8004e5e:	e001      	b.n	8004e64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e60:	2300      	movs	r3, #0
 8004e62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d017      	beq.n	8004e9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	2300      	movs	r3, #0
 8004e76:	9303      	str	r3, [sp, #12]
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	9302      	str	r3, [sp, #8]
 8004e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	68b9      	ldr	r1, [r7, #8]
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 f80e 	bl	8004eaa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e8e:	69f8      	ldr	r0, [r7, #28]
 8004e90:	f000 f894 	bl	8004fbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e94:	2301      	movs	r3, #1
 8004e96:	61bb      	str	r3, [r7, #24]
 8004e98:	e002      	b.n	8004ea0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ea0:	69bb      	ldr	r3, [r7, #24]
	}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3720      	adds	r7, #32
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b088      	sub	sp, #32
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	607a      	str	r2, [r7, #4]
 8004eb6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	f023 0307 	bic.w	r3, r3, #7
 8004ed0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00b      	beq.n	8004ef4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee0:	f383 8811 	msr	BASEPRI, r3
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	f3bf 8f4f 	dsb	sy
 8004eec:	617b      	str	r3, [r7, #20]
}
 8004eee:	bf00      	nop
 8004ef0:	bf00      	nop
 8004ef2:	e7fd      	b.n	8004ef0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d01f      	beq.n	8004f3a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	e012      	b.n	8004f26 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	4413      	add	r3, r2
 8004f06:	7819      	ldrb	r1, [r3, #0]
 8004f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	3334      	adds	r3, #52	@ 0x34
 8004f10:	460a      	mov	r2, r1
 8004f12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	4413      	add	r3, r2
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d006      	beq.n	8004f2e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	3301      	adds	r3, #1
 8004f24:	61fb      	str	r3, [r7, #28]
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	2b0f      	cmp	r3, #15
 8004f2a:	d9e9      	bls.n	8004f00 <prvInitialiseNewTask+0x56>
 8004f2c:	e000      	b.n	8004f30 <prvInitialiseNewTask+0x86>
			{
				break;
 8004f2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f38:	e003      	b.n	8004f42 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f44:	2b06      	cmp	r3, #6
 8004f46:	d901      	bls.n	8004f4c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f48:	2306      	movs	r3, #6
 8004f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f50:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f56:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f60:	3304      	adds	r3, #4
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7ff fb2b 	bl	80045be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6a:	3318      	adds	r3, #24
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7ff fb26 	bl	80045be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7a:	f1c3 0207 	rsb	r2, r3, #7
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f86:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	68f9      	ldr	r1, [r7, #12]
 8004f9a:	69b8      	ldr	r0, [r7, #24]
 8004f9c:	f000 fdc4 	bl	8005b28 <pxPortInitialiseStack>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d002      	beq.n	8004fb2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fb2:	bf00      	nop
 8004fb4:	3720      	adds	r7, #32
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fc4:	f000 fee0 	bl	8005d88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fc8:	4b2a      	ldr	r3, [pc, #168]	@ (8005074 <prvAddNewTaskToReadyList+0xb8>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	4a29      	ldr	r2, [pc, #164]	@ (8005074 <prvAddNewTaskToReadyList+0xb8>)
 8004fd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fd2:	4b29      	ldr	r3, [pc, #164]	@ (8005078 <prvAddNewTaskToReadyList+0xbc>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d109      	bne.n	8004fee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fda:	4a27      	ldr	r2, [pc, #156]	@ (8005078 <prvAddNewTaskToReadyList+0xbc>)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fe0:	4b24      	ldr	r3, [pc, #144]	@ (8005074 <prvAddNewTaskToReadyList+0xb8>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d110      	bne.n	800500a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004fe8:	f000 fbd4 	bl	8005794 <prvInitialiseTaskLists>
 8004fec:	e00d      	b.n	800500a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fee:	4b23      	ldr	r3, [pc, #140]	@ (800507c <prvAddNewTaskToReadyList+0xc0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ff6:	4b20      	ldr	r3, [pc, #128]	@ (8005078 <prvAddNewTaskToReadyList+0xbc>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	429a      	cmp	r2, r3
 8005002:	d802      	bhi.n	800500a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005004:	4a1c      	ldr	r2, [pc, #112]	@ (8005078 <prvAddNewTaskToReadyList+0xbc>)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800500a:	4b1d      	ldr	r3, [pc, #116]	@ (8005080 <prvAddNewTaskToReadyList+0xc4>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3301      	adds	r3, #1
 8005010:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <prvAddNewTaskToReadyList+0xc4>)
 8005012:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005018:	2201      	movs	r2, #1
 800501a:	409a      	lsls	r2, r3
 800501c:	4b19      	ldr	r3, [pc, #100]	@ (8005084 <prvAddNewTaskToReadyList+0xc8>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4313      	orrs	r3, r2
 8005022:	4a18      	ldr	r2, [pc, #96]	@ (8005084 <prvAddNewTaskToReadyList+0xc8>)
 8005024:	6013      	str	r3, [r2, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800502a:	4613      	mov	r3, r2
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4a15      	ldr	r2, [pc, #84]	@ (8005088 <prvAddNewTaskToReadyList+0xcc>)
 8005034:	441a      	add	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3304      	adds	r3, #4
 800503a:	4619      	mov	r1, r3
 800503c:	4610      	mov	r0, r2
 800503e:	f7ff facb 	bl	80045d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005042:	f000 fed3 	bl	8005dec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005046:	4b0d      	ldr	r3, [pc, #52]	@ (800507c <prvAddNewTaskToReadyList+0xc0>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00e      	beq.n	800506c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800504e:	4b0a      	ldr	r3, [pc, #40]	@ (8005078 <prvAddNewTaskToReadyList+0xbc>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005058:	429a      	cmp	r2, r3
 800505a:	d207      	bcs.n	800506c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800505c:	4b0b      	ldr	r3, [pc, #44]	@ (800508c <prvAddNewTaskToReadyList+0xd0>)
 800505e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800506c:	bf00      	nop
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	200008b4 	.word	0x200008b4
 8005078:	200007b4 	.word	0x200007b4
 800507c:	200008c0 	.word	0x200008c0
 8005080:	200008d0 	.word	0x200008d0
 8005084:	200008bc 	.word	0x200008bc
 8005088:	200007b8 	.word	0x200007b8
 800508c:	e000ed04 	.word	0xe000ed04

08005090 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d018      	beq.n	80050d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80050a2:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <vTaskDelay+0x64>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00b      	beq.n	80050c2 <vTaskDelay+0x32>
	__asm volatile
 80050aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ae:	f383 8811 	msr	BASEPRI, r3
 80050b2:	f3bf 8f6f 	isb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	60bb      	str	r3, [r7, #8]
}
 80050bc:	bf00      	nop
 80050be:	bf00      	nop
 80050c0:	e7fd      	b.n	80050be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80050c2:	f000 f87d 	bl	80051c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80050c6:	2100      	movs	r1, #0
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fcc7 	bl	8005a5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80050ce:	f000 f885 	bl	80051dc <xTaskResumeAll>
 80050d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d107      	bne.n	80050ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80050da:	4b07      	ldr	r3, [pc, #28]	@ (80050f8 <vTaskDelay+0x68>)
 80050dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050e0:	601a      	str	r2, [r3, #0]
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050ea:	bf00      	nop
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	200008dc 	.word	0x200008dc
 80050f8:	e000ed04 	.word	0xe000ed04

080050fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b08a      	sub	sp, #40	@ 0x28
 8005100:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005102:	2300      	movs	r3, #0
 8005104:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005106:	2300      	movs	r3, #0
 8005108:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800510a:	463a      	mov	r2, r7
 800510c:	1d39      	adds	r1, r7, #4
 800510e:	f107 0308 	add.w	r3, r7, #8
 8005112:	4618      	mov	r0, r3
 8005114:	f7fb fee6 	bl	8000ee4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005118:	6839      	ldr	r1, [r7, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	9202      	str	r2, [sp, #8]
 8005120:	9301      	str	r3, [sp, #4]
 8005122:	2300      	movs	r3, #0
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	2300      	movs	r3, #0
 8005128:	460a      	mov	r2, r1
 800512a:	491f      	ldr	r1, [pc, #124]	@ (80051a8 <vTaskStartScheduler+0xac>)
 800512c:	481f      	ldr	r0, [pc, #124]	@ (80051ac <vTaskStartScheduler+0xb0>)
 800512e:	f7ff fe17 	bl	8004d60 <xTaskCreateStatic>
 8005132:	4603      	mov	r3, r0
 8005134:	4a1e      	ldr	r2, [pc, #120]	@ (80051b0 <vTaskStartScheduler+0xb4>)
 8005136:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005138:	4b1d      	ldr	r3, [pc, #116]	@ (80051b0 <vTaskStartScheduler+0xb4>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005140:	2301      	movs	r3, #1
 8005142:	617b      	str	r3, [r7, #20]
 8005144:	e001      	b.n	800514a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005146:	2300      	movs	r3, #0
 8005148:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d116      	bne.n	800517e <vTaskStartScheduler+0x82>
	__asm volatile
 8005150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	613b      	str	r3, [r7, #16]
}
 8005162:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005164:	4b13      	ldr	r3, [pc, #76]	@ (80051b4 <vTaskStartScheduler+0xb8>)
 8005166:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800516a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800516c:	4b12      	ldr	r3, [pc, #72]	@ (80051b8 <vTaskStartScheduler+0xbc>)
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005172:	4b12      	ldr	r3, [pc, #72]	@ (80051bc <vTaskStartScheduler+0xc0>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005178:	f000 fd62 	bl	8005c40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800517c:	e00f      	b.n	800519e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005184:	d10b      	bne.n	800519e <vTaskStartScheduler+0xa2>
	__asm volatile
 8005186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	60fb      	str	r3, [r7, #12]
}
 8005198:	bf00      	nop
 800519a:	bf00      	nop
 800519c:	e7fd      	b.n	800519a <vTaskStartScheduler+0x9e>
}
 800519e:	bf00      	nop
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	08009274 	.word	0x08009274
 80051ac:	08005765 	.word	0x08005765
 80051b0:	200008d8 	.word	0x200008d8
 80051b4:	200008d4 	.word	0x200008d4
 80051b8:	200008c0 	.word	0x200008c0
 80051bc:	200008b8 	.word	0x200008b8

080051c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80051c4:	4b04      	ldr	r3, [pc, #16]	@ (80051d8 <vTaskSuspendAll+0x18>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3301      	adds	r3, #1
 80051ca:	4a03      	ldr	r2, [pc, #12]	@ (80051d8 <vTaskSuspendAll+0x18>)
 80051cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80051ce:	bf00      	nop
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	200008dc 	.word	0x200008dc

080051dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80051ea:	4b42      	ldr	r3, [pc, #264]	@ (80052f4 <xTaskResumeAll+0x118>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10b      	bne.n	800520a <xTaskResumeAll+0x2e>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	603b      	str	r3, [r7, #0]
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	e7fd      	b.n	8005206 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800520a:	f000 fdbd 	bl	8005d88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800520e:	4b39      	ldr	r3, [pc, #228]	@ (80052f4 <xTaskResumeAll+0x118>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	3b01      	subs	r3, #1
 8005214:	4a37      	ldr	r2, [pc, #220]	@ (80052f4 <xTaskResumeAll+0x118>)
 8005216:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005218:	4b36      	ldr	r3, [pc, #216]	@ (80052f4 <xTaskResumeAll+0x118>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d161      	bne.n	80052e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005220:	4b35      	ldr	r3, [pc, #212]	@ (80052f8 <xTaskResumeAll+0x11c>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d05d      	beq.n	80052e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005228:	e02e      	b.n	8005288 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800522a:	4b34      	ldr	r3, [pc, #208]	@ (80052fc <xTaskResumeAll+0x120>)
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	3318      	adds	r3, #24
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff fa2b 	bl	8004692 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	3304      	adds	r3, #4
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff fa26 	bl	8004692 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524a:	2201      	movs	r2, #1
 800524c:	409a      	lsls	r2, r3
 800524e:	4b2c      	ldr	r3, [pc, #176]	@ (8005300 <xTaskResumeAll+0x124>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4313      	orrs	r3, r2
 8005254:	4a2a      	ldr	r2, [pc, #168]	@ (8005300 <xTaskResumeAll+0x124>)
 8005256:	6013      	str	r3, [r2, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525c:	4613      	mov	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4a27      	ldr	r2, [pc, #156]	@ (8005304 <xTaskResumeAll+0x128>)
 8005266:	441a      	add	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	3304      	adds	r3, #4
 800526c:	4619      	mov	r1, r3
 800526e:	4610      	mov	r0, r2
 8005270:	f7ff f9b2 	bl	80045d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005278:	4b23      	ldr	r3, [pc, #140]	@ (8005308 <xTaskResumeAll+0x12c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005282:	4b22      	ldr	r3, [pc, #136]	@ (800530c <xTaskResumeAll+0x130>)
 8005284:	2201      	movs	r2, #1
 8005286:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005288:	4b1c      	ldr	r3, [pc, #112]	@ (80052fc <xTaskResumeAll+0x120>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1cc      	bne.n	800522a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005296:	f000 fb1b 	bl	80058d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800529a:	4b1d      	ldr	r3, [pc, #116]	@ (8005310 <xTaskResumeAll+0x134>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d010      	beq.n	80052c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80052a6:	f000 f837 	bl	8005318 <xTaskIncrementTick>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80052b0:	4b16      	ldr	r3, [pc, #88]	@ (800530c <xTaskResumeAll+0x130>)
 80052b2:	2201      	movs	r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f1      	bne.n	80052a6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80052c2:	4b13      	ldr	r3, [pc, #76]	@ (8005310 <xTaskResumeAll+0x134>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80052c8:	4b10      	ldr	r3, [pc, #64]	@ (800530c <xTaskResumeAll+0x130>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d009      	beq.n	80052e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80052d0:	2301      	movs	r3, #1
 80052d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80052d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005314 <xTaskResumeAll+0x138>)
 80052d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052e4:	f000 fd82 	bl	8005dec <vPortExitCritical>

	return xAlreadyYielded;
 80052e8:	68bb      	ldr	r3, [r7, #8]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	200008dc 	.word	0x200008dc
 80052f8:	200008b4 	.word	0x200008b4
 80052fc:	20000874 	.word	0x20000874
 8005300:	200008bc 	.word	0x200008bc
 8005304:	200007b8 	.word	0x200007b8
 8005308:	200007b4 	.word	0x200007b4
 800530c:	200008c8 	.word	0x200008c8
 8005310:	200008c4 	.word	0x200008c4
 8005314:	e000ed04 	.word	0xe000ed04

08005318 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005322:	4b4f      	ldr	r3, [pc, #316]	@ (8005460 <xTaskIncrementTick+0x148>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	f040 808f 	bne.w	800544a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800532c:	4b4d      	ldr	r3, [pc, #308]	@ (8005464 <xTaskIncrementTick+0x14c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3301      	adds	r3, #1
 8005332:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005334:	4a4b      	ldr	r2, [pc, #300]	@ (8005464 <xTaskIncrementTick+0x14c>)
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d121      	bne.n	8005384 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005340:	4b49      	ldr	r3, [pc, #292]	@ (8005468 <xTaskIncrementTick+0x150>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00b      	beq.n	8005362 <xTaskIncrementTick+0x4a>
	__asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	603b      	str	r3, [r7, #0]
}
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	e7fd      	b.n	800535e <xTaskIncrementTick+0x46>
 8005362:	4b41      	ldr	r3, [pc, #260]	@ (8005468 <xTaskIncrementTick+0x150>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	60fb      	str	r3, [r7, #12]
 8005368:	4b40      	ldr	r3, [pc, #256]	@ (800546c <xTaskIncrementTick+0x154>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a3e      	ldr	r2, [pc, #248]	@ (8005468 <xTaskIncrementTick+0x150>)
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	4a3e      	ldr	r2, [pc, #248]	@ (800546c <xTaskIncrementTick+0x154>)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6013      	str	r3, [r2, #0]
 8005376:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <xTaskIncrementTick+0x158>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3301      	adds	r3, #1
 800537c:	4a3c      	ldr	r2, [pc, #240]	@ (8005470 <xTaskIncrementTick+0x158>)
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	f000 faa6 	bl	80058d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005384:	4b3b      	ldr	r3, [pc, #236]	@ (8005474 <xTaskIncrementTick+0x15c>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	429a      	cmp	r2, r3
 800538c:	d348      	bcc.n	8005420 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800538e:	4b36      	ldr	r3, [pc, #216]	@ (8005468 <xTaskIncrementTick+0x150>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005398:	4b36      	ldr	r3, [pc, #216]	@ (8005474 <xTaskIncrementTick+0x15c>)
 800539a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800539e:	601a      	str	r2, [r3, #0]
					break;
 80053a0:	e03e      	b.n	8005420 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053a2:	4b31      	ldr	r3, [pc, #196]	@ (8005468 <xTaskIncrementTick+0x150>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d203      	bcs.n	80053c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80053ba:	4a2e      	ldr	r2, [pc, #184]	@ (8005474 <xTaskIncrementTick+0x15c>)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80053c0:	e02e      	b.n	8005420 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	3304      	adds	r3, #4
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff f963 	bl	8004692 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d004      	beq.n	80053de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	3318      	adds	r3, #24
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff f95a 	bl	8004692 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	2201      	movs	r2, #1
 80053e4:	409a      	lsls	r2, r3
 80053e6:	4b24      	ldr	r3, [pc, #144]	@ (8005478 <xTaskIncrementTick+0x160>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	4a22      	ldr	r2, [pc, #136]	@ (8005478 <xTaskIncrementTick+0x160>)
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4a1f      	ldr	r2, [pc, #124]	@ (800547c <xTaskIncrementTick+0x164>)
 80053fe:	441a      	add	r2, r3
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	3304      	adds	r3, #4
 8005404:	4619      	mov	r1, r3
 8005406:	4610      	mov	r0, r2
 8005408:	f7ff f8e6 	bl	80045d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005410:	4b1b      	ldr	r3, [pc, #108]	@ (8005480 <xTaskIncrementTick+0x168>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005416:	429a      	cmp	r2, r3
 8005418:	d3b9      	bcc.n	800538e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800541a:	2301      	movs	r3, #1
 800541c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800541e:	e7b6      	b.n	800538e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005420:	4b17      	ldr	r3, [pc, #92]	@ (8005480 <xTaskIncrementTick+0x168>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005426:	4915      	ldr	r1, [pc, #84]	@ (800547c <xTaskIncrementTick+0x164>)
 8005428:	4613      	mov	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d901      	bls.n	800543c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005438:	2301      	movs	r3, #1
 800543a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800543c:	4b11      	ldr	r3, [pc, #68]	@ (8005484 <xTaskIncrementTick+0x16c>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005444:	2301      	movs	r3, #1
 8005446:	617b      	str	r3, [r7, #20]
 8005448:	e004      	b.n	8005454 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800544a:	4b0f      	ldr	r3, [pc, #60]	@ (8005488 <xTaskIncrementTick+0x170>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3301      	adds	r3, #1
 8005450:	4a0d      	ldr	r2, [pc, #52]	@ (8005488 <xTaskIncrementTick+0x170>)
 8005452:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005454:	697b      	ldr	r3, [r7, #20]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3718      	adds	r7, #24
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	200008dc 	.word	0x200008dc
 8005464:	200008b8 	.word	0x200008b8
 8005468:	2000086c 	.word	0x2000086c
 800546c:	20000870 	.word	0x20000870
 8005470:	200008cc 	.word	0x200008cc
 8005474:	200008d4 	.word	0x200008d4
 8005478:	200008bc 	.word	0x200008bc
 800547c:	200007b8 	.word	0x200007b8
 8005480:	200007b4 	.word	0x200007b4
 8005484:	200008c8 	.word	0x200008c8
 8005488:	200008c4 	.word	0x200008c4

0800548c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800548c:	b480      	push	{r7}
 800548e:	b087      	sub	sp, #28
 8005490:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005492:	4b27      	ldr	r3, [pc, #156]	@ (8005530 <vTaskSwitchContext+0xa4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800549a:	4b26      	ldr	r3, [pc, #152]	@ (8005534 <vTaskSwitchContext+0xa8>)
 800549c:	2201      	movs	r2, #1
 800549e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80054a0:	e040      	b.n	8005524 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80054a2:	4b24      	ldr	r3, [pc, #144]	@ (8005534 <vTaskSwitchContext+0xa8>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054a8:	4b23      	ldr	r3, [pc, #140]	@ (8005538 <vTaskSwitchContext+0xac>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	fab3 f383 	clz	r3, r3
 80054b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80054b6:	7afb      	ldrb	r3, [r7, #11]
 80054b8:	f1c3 031f 	rsb	r3, r3, #31
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	491f      	ldr	r1, [pc, #124]	@ (800553c <vTaskSwitchContext+0xb0>)
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10b      	bne.n	80054ea <vTaskSwitchContext+0x5e>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	607b      	str	r3, [r7, #4]
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop
 80054e8:	e7fd      	b.n	80054e6 <vTaskSwitchContext+0x5a>
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4a11      	ldr	r2, [pc, #68]	@ (800553c <vTaskSwitchContext+0xb0>)
 80054f6:	4413      	add	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	605a      	str	r2, [r3, #4]
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	3308      	adds	r3, #8
 800550c:	429a      	cmp	r2, r3
 800550e:	d104      	bne.n	800551a <vTaskSwitchContext+0x8e>
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	685a      	ldr	r2, [r3, #4]
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	4a07      	ldr	r2, [pc, #28]	@ (8005540 <vTaskSwitchContext+0xb4>)
 8005522:	6013      	str	r3, [r2, #0]
}
 8005524:	bf00      	nop
 8005526:	371c      	adds	r7, #28
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	200008dc 	.word	0x200008dc
 8005534:	200008c8 	.word	0x200008c8
 8005538:	200008bc 	.word	0x200008bc
 800553c:	200007b8 	.word	0x200007b8
 8005540:	200007b4 	.word	0x200007b4

08005544 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10b      	bne.n	800556c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	60fb      	str	r3, [r7, #12]
}
 8005566:	bf00      	nop
 8005568:	bf00      	nop
 800556a:	e7fd      	b.n	8005568 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800556c:	4b07      	ldr	r3, [pc, #28]	@ (800558c <vTaskPlaceOnEventList+0x48>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3318      	adds	r3, #24
 8005572:	4619      	mov	r1, r3
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7ff f853 	bl	8004620 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800557a:	2101      	movs	r1, #1
 800557c:	6838      	ldr	r0, [r7, #0]
 800557e:	f000 fa6d 	bl	8005a5c <prvAddCurrentTaskToDelayedList>
}
 8005582:	bf00      	nop
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	200007b4 	.word	0x200007b4

08005590 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10b      	bne.n	80055be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055aa:	f383 8811 	msr	BASEPRI, r3
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	60fb      	str	r3, [r7, #12]
}
 80055b8:	bf00      	nop
 80055ba:	bf00      	nop
 80055bc:	e7fd      	b.n	80055ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	3318      	adds	r3, #24
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7ff f865 	bl	8004692 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005640 <xTaskRemoveFromEventList+0xb0>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d11c      	bne.n	800560a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff f85c 	bl	8004692 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055de:	2201      	movs	r2, #1
 80055e0:	409a      	lsls	r2, r3
 80055e2:	4b18      	ldr	r3, [pc, #96]	@ (8005644 <xTaskRemoveFromEventList+0xb4>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	4a16      	ldr	r2, [pc, #88]	@ (8005644 <xTaskRemoveFromEventList+0xb4>)
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4a13      	ldr	r2, [pc, #76]	@ (8005648 <xTaskRemoveFromEventList+0xb8>)
 80055fa:	441a      	add	r2, r3
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	3304      	adds	r3, #4
 8005600:	4619      	mov	r1, r3
 8005602:	4610      	mov	r0, r2
 8005604:	f7fe ffe8 	bl	80045d8 <vListInsertEnd>
 8005608:	e005      	b.n	8005616 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	3318      	adds	r3, #24
 800560e:	4619      	mov	r1, r3
 8005610:	480e      	ldr	r0, [pc, #56]	@ (800564c <xTaskRemoveFromEventList+0xbc>)
 8005612:	f7fe ffe1 	bl	80045d8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561a:	4b0d      	ldr	r3, [pc, #52]	@ (8005650 <xTaskRemoveFromEventList+0xc0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005620:	429a      	cmp	r2, r3
 8005622:	d905      	bls.n	8005630 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005624:	2301      	movs	r3, #1
 8005626:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005628:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <xTaskRemoveFromEventList+0xc4>)
 800562a:	2201      	movs	r2, #1
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	e001      	b.n	8005634 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005630:	2300      	movs	r3, #0
 8005632:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005634:	697b      	ldr	r3, [r7, #20]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	200008dc 	.word	0x200008dc
 8005644:	200008bc 	.word	0x200008bc
 8005648:	200007b8 	.word	0x200007b8
 800564c:	20000874 	.word	0x20000874
 8005650:	200007b4 	.word	0x200007b4
 8005654:	200008c8 	.word	0x200008c8

08005658 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005660:	4b06      	ldr	r3, [pc, #24]	@ (800567c <vTaskInternalSetTimeOutState+0x24>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005668:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <vTaskInternalSetTimeOutState+0x28>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	605a      	str	r2, [r3, #4]
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	200008cc 	.word	0x200008cc
 8005680:	200008b8 	.word	0x200008b8

08005684 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10b      	bne.n	80056ac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	f3bf 8f6f 	isb	sy
 80056a0:	f3bf 8f4f 	dsb	sy
 80056a4:	613b      	str	r3, [r7, #16]
}
 80056a6:	bf00      	nop
 80056a8:	bf00      	nop
 80056aa:	e7fd      	b.n	80056a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10b      	bne.n	80056ca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	60fb      	str	r3, [r7, #12]
}
 80056c4:	bf00      	nop
 80056c6:	bf00      	nop
 80056c8:	e7fd      	b.n	80056c6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80056ca:	f000 fb5d 	bl	8005d88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056ce:	4b1d      	ldr	r3, [pc, #116]	@ (8005744 <xTaskCheckForTimeOut+0xc0>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056e6:	d102      	bne.n	80056ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	e023      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	4b15      	ldr	r3, [pc, #84]	@ (8005748 <xTaskCheckForTimeOut+0xc4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d007      	beq.n	800570a <xTaskCheckForTimeOut+0x86>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	429a      	cmp	r2, r3
 8005702:	d302      	bcc.n	800570a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	e015      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	429a      	cmp	r2, r3
 8005712:	d20b      	bcs.n	800572c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	1ad2      	subs	r2, r2, r3
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7ff ff99 	bl	8005658 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	e004      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005732:	2301      	movs	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005736:	f000 fb59 	bl	8005dec <vPortExitCritical>

	return xReturn;
 800573a:	69fb      	ldr	r3, [r7, #28]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	200008b8 	.word	0x200008b8
 8005748:	200008cc 	.word	0x200008cc

0800574c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005750:	4b03      	ldr	r3, [pc, #12]	@ (8005760 <vTaskMissedYield+0x14>)
 8005752:	2201      	movs	r2, #1
 8005754:	601a      	str	r2, [r3, #0]
}
 8005756:	bf00      	nop
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	200008c8 	.word	0x200008c8

08005764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800576c:	f000 f852 	bl	8005814 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005770:	4b06      	ldr	r3, [pc, #24]	@ (800578c <prvIdleTask+0x28>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d9f9      	bls.n	800576c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005778:	4b05      	ldr	r3, [pc, #20]	@ (8005790 <prvIdleTask+0x2c>)
 800577a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005788:	e7f0      	b.n	800576c <prvIdleTask+0x8>
 800578a:	bf00      	nop
 800578c:	200007b8 	.word	0x200007b8
 8005790:	e000ed04 	.word	0xe000ed04

08005794 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
 800579e:	e00c      	b.n	80057ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4a12      	ldr	r2, [pc, #72]	@ (80057f4 <prvInitialiseTaskLists+0x60>)
 80057ac:	4413      	add	r3, r2
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe fee5 	bl	800457e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3301      	adds	r3, #1
 80057b8:	607b      	str	r3, [r7, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b06      	cmp	r3, #6
 80057be:	d9ef      	bls.n	80057a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057c0:	480d      	ldr	r0, [pc, #52]	@ (80057f8 <prvInitialiseTaskLists+0x64>)
 80057c2:	f7fe fedc 	bl	800457e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057c6:	480d      	ldr	r0, [pc, #52]	@ (80057fc <prvInitialiseTaskLists+0x68>)
 80057c8:	f7fe fed9 	bl	800457e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057cc:	480c      	ldr	r0, [pc, #48]	@ (8005800 <prvInitialiseTaskLists+0x6c>)
 80057ce:	f7fe fed6 	bl	800457e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057d2:	480c      	ldr	r0, [pc, #48]	@ (8005804 <prvInitialiseTaskLists+0x70>)
 80057d4:	f7fe fed3 	bl	800457e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057d8:	480b      	ldr	r0, [pc, #44]	@ (8005808 <prvInitialiseTaskLists+0x74>)
 80057da:	f7fe fed0 	bl	800457e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057de:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <prvInitialiseTaskLists+0x78>)
 80057e0:	4a05      	ldr	r2, [pc, #20]	@ (80057f8 <prvInitialiseTaskLists+0x64>)
 80057e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005810 <prvInitialiseTaskLists+0x7c>)
 80057e6:	4a05      	ldr	r2, [pc, #20]	@ (80057fc <prvInitialiseTaskLists+0x68>)
 80057e8:	601a      	str	r2, [r3, #0]
}
 80057ea:	bf00      	nop
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	200007b8 	.word	0x200007b8
 80057f8:	20000844 	.word	0x20000844
 80057fc:	20000858 	.word	0x20000858
 8005800:	20000874 	.word	0x20000874
 8005804:	20000888 	.word	0x20000888
 8005808:	200008a0 	.word	0x200008a0
 800580c:	2000086c 	.word	0x2000086c
 8005810:	20000870 	.word	0x20000870

08005814 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800581a:	e019      	b.n	8005850 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800581c:	f000 fab4 	bl	8005d88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005820:	4b10      	ldr	r3, [pc, #64]	@ (8005864 <prvCheckTasksWaitingTermination+0x50>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3304      	adds	r3, #4
 800582c:	4618      	mov	r0, r3
 800582e:	f7fe ff30 	bl	8004692 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005832:	4b0d      	ldr	r3, [pc, #52]	@ (8005868 <prvCheckTasksWaitingTermination+0x54>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3b01      	subs	r3, #1
 8005838:	4a0b      	ldr	r2, [pc, #44]	@ (8005868 <prvCheckTasksWaitingTermination+0x54>)
 800583a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3b01      	subs	r3, #1
 8005842:	4a0a      	ldr	r2, [pc, #40]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005844:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005846:	f000 fad1 	bl	8005dec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f810 	bl	8005870 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005850:	4b06      	ldr	r3, [pc, #24]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e1      	bne.n	800581c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20000888 	.word	0x20000888
 8005868:	200008b4 	.word	0x200008b4
 800586c:	2000089c 	.word	0x2000089c

08005870 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800587e:	2b00      	cmp	r3, #0
 8005880:	d108      	bne.n	8005894 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fc6e 	bl	8006168 <vPortFree>
				vPortFree( pxTCB );
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fc6b 	bl	8006168 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005892:	e019      	b.n	80058c8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800589a:	2b01      	cmp	r3, #1
 800589c:	d103      	bne.n	80058a6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fc62 	bl	8006168 <vPortFree>
	}
 80058a4:	e010      	b.n	80058c8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d00b      	beq.n	80058c8 <prvDeleteTCB+0x58>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	60fb      	str	r3, [r7, #12]
}
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <prvDeleteTCB+0x54>
	}
 80058c8:	bf00      	nop
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005908 <prvResetNextTaskUnblockTime+0x38>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d104      	bne.n	80058ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058e0:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <prvResetNextTaskUnblockTime+0x3c>)
 80058e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058e8:	e008      	b.n	80058fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058ea:	4b07      	ldr	r3, [pc, #28]	@ (8005908 <prvResetNextTaskUnblockTime+0x38>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	4a04      	ldr	r2, [pc, #16]	@ (800590c <prvResetNextTaskUnblockTime+0x3c>)
 80058fa:	6013      	str	r3, [r2, #0]
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	2000086c 	.word	0x2000086c
 800590c:	200008d4 	.word	0x200008d4

08005910 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005916:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <xTaskGetSchedulerState+0x34>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d102      	bne.n	8005924 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800591e:	2301      	movs	r3, #1
 8005920:	607b      	str	r3, [r7, #4]
 8005922:	e008      	b.n	8005936 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005924:	4b08      	ldr	r3, [pc, #32]	@ (8005948 <xTaskGetSchedulerState+0x38>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d102      	bne.n	8005932 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800592c:	2302      	movs	r3, #2
 800592e:	607b      	str	r3, [r7, #4]
 8005930:	e001      	b.n	8005936 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005932:	2300      	movs	r3, #0
 8005934:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005936:	687b      	ldr	r3, [r7, #4]
	}
 8005938:	4618      	mov	r0, r3
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	200008c0 	.word	0x200008c0
 8005948:	200008dc 	.word	0x200008dc

0800594c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d070      	beq.n	8005a44 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005962:	4b3b      	ldr	r3, [pc, #236]	@ (8005a50 <xTaskPriorityDisinherit+0x104>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	429a      	cmp	r2, r3
 800596a:	d00b      	beq.n	8005984 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	bf00      	nop
 8005982:	e7fd      	b.n	8005980 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	60bb      	str	r3, [r7, #8]
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	e7fd      	b.n	80059a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059a8:	1e5a      	subs	r2, r3, #1
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d044      	beq.n	8005a44 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d140      	bne.n	8005a44 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	3304      	adds	r3, #4
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fe fe63 	bl	8004692 <uxListRemove>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d115      	bne.n	80059fe <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d6:	491f      	ldr	r1, [pc, #124]	@ (8005a54 <xTaskPriorityDisinherit+0x108>)
 80059d8:	4613      	mov	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	4413      	add	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	440b      	add	r3, r1
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10a      	bne.n	80059fe <xTaskPriorityDisinherit+0xb2>
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ec:	2201      	movs	r2, #1
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	43da      	mvns	r2, r3
 80059f4:	4b18      	ldr	r3, [pc, #96]	@ (8005a58 <xTaskPriorityDisinherit+0x10c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4013      	ands	r3, r2
 80059fa:	4a17      	ldr	r2, [pc, #92]	@ (8005a58 <xTaskPriorityDisinherit+0x10c>)
 80059fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	f1c3 0207 	rsb	r2, r3, #7
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a16:	2201      	movs	r2, #1
 8005a18:	409a      	lsls	r2, r3
 8005a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a58 <xTaskPriorityDisinherit+0x10c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	4a0d      	ldr	r2, [pc, #52]	@ (8005a58 <xTaskPriorityDisinherit+0x10c>)
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4a08      	ldr	r2, [pc, #32]	@ (8005a54 <xTaskPriorityDisinherit+0x108>)
 8005a32:	441a      	add	r2, r3
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f7fe fdcc 	bl	80045d8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a40:	2301      	movs	r3, #1
 8005a42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a44:	697b      	ldr	r3, [r7, #20]
	}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	200007b4 	.word	0x200007b4
 8005a54:	200007b8 	.word	0x200007b8
 8005a58:	200008bc 	.word	0x200008bc

08005a5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a66:	4b29      	ldr	r3, [pc, #164]	@ (8005b0c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a6c:	4b28      	ldr	r3, [pc, #160]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3304      	adds	r3, #4
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe fe0d 	bl	8004692 <uxListRemove>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005a7e:	4b24      	ldr	r3, [pc, #144]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a84:	2201      	movs	r2, #1
 8005a86:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8a:	43da      	mvns	r2, r3
 8005a8c:	4b21      	ldr	r3, [pc, #132]	@ (8005b14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4013      	ands	r3, r2
 8005a92:	4a20      	ldr	r2, [pc, #128]	@ (8005b14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a94:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a9c:	d10a      	bne.n	8005ab4 <prvAddCurrentTaskToDelayedList+0x58>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d007      	beq.n	8005ab4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	4619      	mov	r1, r3
 8005aac:	481a      	ldr	r0, [pc, #104]	@ (8005b18 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005aae:	f7fe fd93 	bl	80045d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ab2:	e026      	b.n	8005b02 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4413      	add	r3, r2
 8005aba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005abc:	4b14      	ldr	r3, [pc, #80]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d209      	bcs.n	8005ae0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005acc:	4b13      	ldr	r3, [pc, #76]	@ (8005b1c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3304      	adds	r3, #4
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	4610      	mov	r0, r2
 8005ada:	f7fe fda1 	bl	8004620 <vListInsert>
}
 8005ade:	e010      	b.n	8005b02 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b20 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	3304      	adds	r3, #4
 8005aea:	4619      	mov	r1, r3
 8005aec:	4610      	mov	r0, r2
 8005aee:	f7fe fd97 	bl	8004620 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005af2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d202      	bcs.n	8005b02 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005afc:	4a09      	ldr	r2, [pc, #36]	@ (8005b24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	6013      	str	r3, [r2, #0]
}
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	200008b8 	.word	0x200008b8
 8005b10:	200007b4 	.word	0x200007b4
 8005b14:	200008bc 	.word	0x200008bc
 8005b18:	200008a0 	.word	0x200008a0
 8005b1c:	20000870 	.word	0x20000870
 8005b20:	2000086c 	.word	0x2000086c
 8005b24:	200008d4 	.word	0x200008d4

08005b28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	3b04      	subs	r3, #4
 8005b38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005b40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	3b04      	subs	r3, #4
 8005b46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f023 0201 	bic.w	r2, r3, #1
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b04      	subs	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b58:	4a0c      	ldr	r2, [pc, #48]	@ (8005b8c <pxPortInitialiseStack+0x64>)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	3b14      	subs	r3, #20
 8005b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	3b04      	subs	r3, #4
 8005b6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f06f 0202 	mvn.w	r2, #2
 8005b76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	3b20      	subs	r3, #32
 8005b7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	08005b91 	.word	0x08005b91

08005b90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005b96:	2300      	movs	r3, #0
 8005b98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b9a:	4b13      	ldr	r3, [pc, #76]	@ (8005be8 <prvTaskExitError+0x58>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba2:	d00b      	beq.n	8005bbc <prvTaskExitError+0x2c>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	60fb      	str	r3, [r7, #12]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <prvTaskExitError+0x28>
	__asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	60bb      	str	r3, [r7, #8]
}
 8005bce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bd0:	bf00      	nop
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d0fc      	beq.n	8005bd2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bd8:	bf00      	nop
 8005bda:	bf00      	nop
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	2000000c 	.word	0x2000000c
 8005bec:	00000000 	.word	0x00000000

08005bf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005bf0:	4b07      	ldr	r3, [pc, #28]	@ (8005c10 <pxCurrentTCBConst2>)
 8005bf2:	6819      	ldr	r1, [r3, #0]
 8005bf4:	6808      	ldr	r0, [r1, #0]
 8005bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bfa:	f380 8809 	msr	PSP, r0
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f04f 0000 	mov.w	r0, #0
 8005c06:	f380 8811 	msr	BASEPRI, r0
 8005c0a:	4770      	bx	lr
 8005c0c:	f3af 8000 	nop.w

08005c10 <pxCurrentTCBConst2>:
 8005c10:	200007b4 	.word	0x200007b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005c14:	bf00      	nop
 8005c16:	bf00      	nop

08005c18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005c18:	4808      	ldr	r0, [pc, #32]	@ (8005c3c <prvPortStartFirstTask+0x24>)
 8005c1a:	6800      	ldr	r0, [r0, #0]
 8005c1c:	6800      	ldr	r0, [r0, #0]
 8005c1e:	f380 8808 	msr	MSP, r0
 8005c22:	f04f 0000 	mov.w	r0, #0
 8005c26:	f380 8814 	msr	CONTROL, r0
 8005c2a:	b662      	cpsie	i
 8005c2c:	b661      	cpsie	f
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	df00      	svc	0
 8005c38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c3a:	bf00      	nop
 8005c3c:	e000ed08 	.word	0xe000ed08

08005c40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005c46:	4b47      	ldr	r3, [pc, #284]	@ (8005d64 <xPortStartScheduler+0x124>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a47      	ldr	r2, [pc, #284]	@ (8005d68 <xPortStartScheduler+0x128>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d10b      	bne.n	8005c68 <xPortStartScheduler+0x28>
	__asm volatile
 8005c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c54:	f383 8811 	msr	BASEPRI, r3
 8005c58:	f3bf 8f6f 	isb	sy
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	60fb      	str	r3, [r7, #12]
}
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c68:	4b3e      	ldr	r3, [pc, #248]	@ (8005d64 <xPortStartScheduler+0x124>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a3f      	ldr	r2, [pc, #252]	@ (8005d6c <xPortStartScheduler+0x12c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d10b      	bne.n	8005c8a <xPortStartScheduler+0x4a>
	__asm volatile
 8005c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c76:	f383 8811 	msr	BASEPRI, r3
 8005c7a:	f3bf 8f6f 	isb	sy
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	613b      	str	r3, [r7, #16]
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop
 8005c88:	e7fd      	b.n	8005c86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c8a:	4b39      	ldr	r3, [pc, #228]	@ (8005d70 <xPortStartScheduler+0x130>)
 8005c8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	22ff      	movs	r2, #255	@ 0xff
 8005c9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	4b31      	ldr	r3, [pc, #196]	@ (8005d74 <xPortStartScheduler+0x134>)
 8005cb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005cb2:	4b31      	ldr	r3, [pc, #196]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005cb4:	2207      	movs	r2, #7
 8005cb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cb8:	e009      	b.n	8005cce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005cba:	4b2f      	ldr	r3, [pc, #188]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	4a2d      	ldr	r2, [pc, #180]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005cc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	005b      	lsls	r3, r3, #1
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd6:	2b80      	cmp	r3, #128	@ 0x80
 8005cd8:	d0ef      	beq.n	8005cba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005cda:	4b27      	ldr	r3, [pc, #156]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f1c3 0307 	rsb	r3, r3, #7
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d00b      	beq.n	8005cfe <xPortStartScheduler+0xbe>
	__asm volatile
 8005ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cea:	f383 8811 	msr	BASEPRI, r3
 8005cee:	f3bf 8f6f 	isb	sy
 8005cf2:	f3bf 8f4f 	dsb	sy
 8005cf6:	60bb      	str	r3, [r7, #8]
}
 8005cf8:	bf00      	nop
 8005cfa:	bf00      	nop
 8005cfc:	e7fd      	b.n	8005cfa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	021b      	lsls	r3, r3, #8
 8005d04:	4a1c      	ldr	r2, [pc, #112]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005d06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d08:	4b1b      	ldr	r3, [pc, #108]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d10:	4a19      	ldr	r2, [pc, #100]	@ (8005d78 <xPortStartScheduler+0x138>)
 8005d12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005d1c:	4b17      	ldr	r3, [pc, #92]	@ (8005d7c <xPortStartScheduler+0x13c>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a16      	ldr	r2, [pc, #88]	@ (8005d7c <xPortStartScheduler+0x13c>)
 8005d22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005d28:	4b14      	ldr	r3, [pc, #80]	@ (8005d7c <xPortStartScheduler+0x13c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a13      	ldr	r2, [pc, #76]	@ (8005d7c <xPortStartScheduler+0x13c>)
 8005d2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005d32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005d34:	f000 f8da 	bl	8005eec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d38:	4b11      	ldr	r3, [pc, #68]	@ (8005d80 <xPortStartScheduler+0x140>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005d3e:	f000 f8f9 	bl	8005f34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005d42:	4b10      	ldr	r3, [pc, #64]	@ (8005d84 <xPortStartScheduler+0x144>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a0f      	ldr	r2, [pc, #60]	@ (8005d84 <xPortStartScheduler+0x144>)
 8005d48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005d4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005d4e:	f7ff ff63 	bl	8005c18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005d52:	f7ff fb9b 	bl	800548c <vTaskSwitchContext>
	prvTaskExitError();
 8005d56:	f7ff ff1b 	bl	8005b90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	e000ed00 	.word	0xe000ed00
 8005d68:	410fc271 	.word	0x410fc271
 8005d6c:	410fc270 	.word	0x410fc270
 8005d70:	e000e400 	.word	0xe000e400
 8005d74:	200008e0 	.word	0x200008e0
 8005d78:	200008e4 	.word	0x200008e4
 8005d7c:	e000ed20 	.word	0xe000ed20
 8005d80:	2000000c 	.word	0x2000000c
 8005d84:	e000ef34 	.word	0xe000ef34

08005d88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d92:	f383 8811 	msr	BASEPRI, r3
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	607b      	str	r3, [r7, #4]
}
 8005da0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005da2:	4b10      	ldr	r3, [pc, #64]	@ (8005de4 <vPortEnterCritical+0x5c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3301      	adds	r3, #1
 8005da8:	4a0e      	ldr	r2, [pc, #56]	@ (8005de4 <vPortEnterCritical+0x5c>)
 8005daa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005dac:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <vPortEnterCritical+0x5c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d110      	bne.n	8005dd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005db4:	4b0c      	ldr	r3, [pc, #48]	@ (8005de8 <vPortEnterCritical+0x60>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00b      	beq.n	8005dd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	603b      	str	r3, [r7, #0]
}
 8005dd0:	bf00      	nop
 8005dd2:	bf00      	nop
 8005dd4:	e7fd      	b.n	8005dd2 <vPortEnterCritical+0x4a>
	}
}
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	2000000c 	.word	0x2000000c
 8005de8:	e000ed04 	.word	0xe000ed04

08005dec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005df2:	4b12      	ldr	r3, [pc, #72]	@ (8005e3c <vPortExitCritical+0x50>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10b      	bne.n	8005e12 <vPortExitCritical+0x26>
	__asm volatile
 8005dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	607b      	str	r3, [r7, #4]
}
 8005e0c:	bf00      	nop
 8005e0e:	bf00      	nop
 8005e10:	e7fd      	b.n	8005e0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005e12:	4b0a      	ldr	r3, [pc, #40]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	4a08      	ldr	r2, [pc, #32]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005e1c:	4b07      	ldr	r3, [pc, #28]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d105      	bne.n	8005e30 <vPortExitCritical+0x44>
 8005e24:	2300      	movs	r3, #0
 8005e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	f383 8811 	msr	BASEPRI, r3
}
 8005e2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr
 8005e3c:	2000000c 	.word	0x2000000c

08005e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e40:	f3ef 8009 	mrs	r0, PSP
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	4b15      	ldr	r3, [pc, #84]	@ (8005ea0 <pxCurrentTCBConst>)
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	f01e 0f10 	tst.w	lr, #16
 8005e50:	bf08      	it	eq
 8005e52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005e56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5a:	6010      	str	r0, [r2, #0]
 8005e5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e64:	f380 8811 	msr	BASEPRI, r0
 8005e68:	f3bf 8f4f 	dsb	sy
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f7ff fb0c 	bl	800548c <vTaskSwitchContext>
 8005e74:	f04f 0000 	mov.w	r0, #0
 8005e78:	f380 8811 	msr	BASEPRI, r0
 8005e7c:	bc09      	pop	{r0, r3}
 8005e7e:	6819      	ldr	r1, [r3, #0]
 8005e80:	6808      	ldr	r0, [r1, #0]
 8005e82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e86:	f01e 0f10 	tst.w	lr, #16
 8005e8a:	bf08      	it	eq
 8005e8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e90:	f380 8809 	msr	PSP, r0
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	f3af 8000 	nop.w

08005ea0 <pxCurrentTCBConst>:
 8005ea0:	200007b4 	.word	0x200007b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ea4:	bf00      	nop
 8005ea6:	bf00      	nop

08005ea8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
	__asm volatile
 8005eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb2:	f383 8811 	msr	BASEPRI, r3
 8005eb6:	f3bf 8f6f 	isb	sy
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	607b      	str	r3, [r7, #4]
}
 8005ec0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ec2:	f7ff fa29 	bl	8005318 <xTaskIncrementTick>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d003      	beq.n	8005ed4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005ecc:	4b06      	ldr	r3, [pc, #24]	@ (8005ee8 <SysTick_Handler+0x40>)
 8005ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	f383 8811 	msr	BASEPRI, r3
}
 8005ede:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ee0:	bf00      	nop
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	e000ed04 	.word	0xe000ed04

08005eec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005eec:	b480      	push	{r7}
 8005eee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8005f20 <vPortSetupTimerInterrupt+0x34>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8005f24 <vPortSetupTimerInterrupt+0x38>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005efc:	4b0a      	ldr	r3, [pc, #40]	@ (8005f28 <vPortSetupTimerInterrupt+0x3c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a0a      	ldr	r2, [pc, #40]	@ (8005f2c <vPortSetupTimerInterrupt+0x40>)
 8005f02:	fba2 2303 	umull	r2, r3, r2, r3
 8005f06:	099b      	lsrs	r3, r3, #6
 8005f08:	4a09      	ldr	r2, [pc, #36]	@ (8005f30 <vPortSetupTimerInterrupt+0x44>)
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005f0e:	4b04      	ldr	r3, [pc, #16]	@ (8005f20 <vPortSetupTimerInterrupt+0x34>)
 8005f10:	2207      	movs	r2, #7
 8005f12:	601a      	str	r2, [r3, #0]
}
 8005f14:	bf00      	nop
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	e000e010 	.word	0xe000e010
 8005f24:	e000e018 	.word	0xe000e018
 8005f28:	20000000 	.word	0x20000000
 8005f2c:	10624dd3 	.word	0x10624dd3
 8005f30:	e000e014 	.word	0xe000e014

08005f34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005f34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005f44 <vPortEnableVFP+0x10>
 8005f38:	6801      	ldr	r1, [r0, #0]
 8005f3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005f3e:	6001      	str	r1, [r0, #0]
 8005f40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005f42:	bf00      	nop
 8005f44:	e000ed88 	.word	0xe000ed88

08005f48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f4e:	f3ef 8305 	mrs	r3, IPSR
 8005f52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b0f      	cmp	r3, #15
 8005f58:	d915      	bls.n	8005f86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f5a:	4a18      	ldr	r2, [pc, #96]	@ (8005fbc <vPortValidateInterruptPriority+0x74>)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f64:	4b16      	ldr	r3, [pc, #88]	@ (8005fc0 <vPortValidateInterruptPriority+0x78>)
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	7afa      	ldrb	r2, [r7, #11]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d20b      	bcs.n	8005f86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	607b      	str	r3, [r7, #4]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f86:	4b0f      	ldr	r3, [pc, #60]	@ (8005fc4 <vPortValidateInterruptPriority+0x7c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc8 <vPortValidateInterruptPriority+0x80>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d90b      	bls.n	8005fae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9a:	f383 8811 	msr	BASEPRI, r3
 8005f9e:	f3bf 8f6f 	isb	sy
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	603b      	str	r3, [r7, #0]
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	e7fd      	b.n	8005faa <vPortValidateInterruptPriority+0x62>
	}
 8005fae:	bf00      	nop
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000e3f0 	.word	0xe000e3f0
 8005fc0:	200008e0 	.word	0x200008e0
 8005fc4:	e000ed0c 	.word	0xe000ed0c
 8005fc8:	200008e4 	.word	0x200008e4

08005fcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08a      	sub	sp, #40	@ 0x28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005fd8:	f7ff f8f2 	bl	80051c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005fdc:	4b5c      	ldr	r3, [pc, #368]	@ (8006150 <pvPortMalloc+0x184>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005fe4:	f000 f93c 	bl	8006260 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fe8:	4b5a      	ldr	r3, [pc, #360]	@ (8006154 <pvPortMalloc+0x188>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f040 8095 	bne.w	8006120 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d01e      	beq.n	800603a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005ffc:	2208      	movs	r2, #8
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4413      	add	r3, r2
 8006002:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	2b00      	cmp	r3, #0
 800600c:	d015      	beq.n	800603a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f023 0307 	bic.w	r3, r3, #7
 8006014:	3308      	adds	r3, #8
 8006016:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f003 0307 	and.w	r3, r3, #7
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00b      	beq.n	800603a <pvPortMalloc+0x6e>
	__asm volatile
 8006022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	617b      	str	r3, [r7, #20]
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	e7fd      	b.n	8006036 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d06f      	beq.n	8006120 <pvPortMalloc+0x154>
 8006040:	4b45      	ldr	r3, [pc, #276]	@ (8006158 <pvPortMalloc+0x18c>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	429a      	cmp	r2, r3
 8006048:	d86a      	bhi.n	8006120 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800604a:	4b44      	ldr	r3, [pc, #272]	@ (800615c <pvPortMalloc+0x190>)
 800604c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800604e:	4b43      	ldr	r3, [pc, #268]	@ (800615c <pvPortMalloc+0x190>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006054:	e004      	b.n	8006060 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006058:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	429a      	cmp	r2, r3
 8006068:	d903      	bls.n	8006072 <pvPortMalloc+0xa6>
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1f1      	bne.n	8006056 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006072:	4b37      	ldr	r3, [pc, #220]	@ (8006150 <pvPortMalloc+0x184>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006078:	429a      	cmp	r2, r3
 800607a:	d051      	beq.n	8006120 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2208      	movs	r2, #8
 8006082:	4413      	add	r3, r2
 8006084:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800608e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	1ad2      	subs	r2, r2, r3
 8006096:	2308      	movs	r3, #8
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	429a      	cmp	r2, r3
 800609c:	d920      	bls.n	80060e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800609e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4413      	add	r3, r2
 80060a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00b      	beq.n	80060c8 <pvPortMalloc+0xfc>
	__asm volatile
 80060b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	613b      	str	r3, [r7, #16]
}
 80060c2:	bf00      	nop
 80060c4:	bf00      	nop
 80060c6:	e7fd      	b.n	80060c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80060c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	1ad2      	subs	r2, r2, r3
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80060da:	69b8      	ldr	r0, [r7, #24]
 80060dc:	f000 f922 	bl	8006324 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006158 <pvPortMalloc+0x18c>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006158 <pvPortMalloc+0x18c>)
 80060ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80060ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006158 <pvPortMalloc+0x18c>)
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006160 <pvPortMalloc+0x194>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d203      	bcs.n	8006102 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060fa:	4b17      	ldr	r3, [pc, #92]	@ (8006158 <pvPortMalloc+0x18c>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a18      	ldr	r2, [pc, #96]	@ (8006160 <pvPortMalloc+0x194>)
 8006100:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	4b13      	ldr	r3, [pc, #76]	@ (8006154 <pvPortMalloc+0x188>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	431a      	orrs	r2, r3
 800610c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006112:	2200      	movs	r2, #0
 8006114:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006116:	4b13      	ldr	r3, [pc, #76]	@ (8006164 <pvPortMalloc+0x198>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3301      	adds	r3, #1
 800611c:	4a11      	ldr	r2, [pc, #68]	@ (8006164 <pvPortMalloc+0x198>)
 800611e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006120:	f7ff f85c 	bl	80051dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00b      	beq.n	8006146 <pvPortMalloc+0x17a>
	__asm volatile
 800612e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006132:	f383 8811 	msr	BASEPRI, r3
 8006136:	f3bf 8f6f 	isb	sy
 800613a:	f3bf 8f4f 	dsb	sy
 800613e:	60fb      	str	r3, [r7, #12]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <pvPortMalloc+0x176>
	return pvReturn;
 8006146:	69fb      	ldr	r3, [r7, #28]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3728      	adds	r7, #40	@ 0x28
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	200044f0 	.word	0x200044f0
 8006154:	20004504 	.word	0x20004504
 8006158:	200044f4 	.word	0x200044f4
 800615c:	200044e8 	.word	0x200044e8
 8006160:	200044f8 	.word	0x200044f8
 8006164:	200044fc 	.word	0x200044fc

08006168 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d04f      	beq.n	800621a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800617a:	2308      	movs	r3, #8
 800617c:	425b      	negs	r3, r3
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4413      	add	r3, r2
 8006182:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	4b25      	ldr	r3, [pc, #148]	@ (8006224 <vPortFree+0xbc>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4013      	ands	r3, r2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d10b      	bne.n	80061ae <vPortFree+0x46>
	__asm volatile
 8006196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619a:	f383 8811 	msr	BASEPRI, r3
 800619e:	f3bf 8f6f 	isb	sy
 80061a2:	f3bf 8f4f 	dsb	sy
 80061a6:	60fb      	str	r3, [r7, #12]
}
 80061a8:	bf00      	nop
 80061aa:	bf00      	nop
 80061ac:	e7fd      	b.n	80061aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00b      	beq.n	80061ce <vPortFree+0x66>
	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	60bb      	str	r3, [r7, #8]
}
 80061c8:	bf00      	nop
 80061ca:	bf00      	nop
 80061cc:	e7fd      	b.n	80061ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	4b14      	ldr	r3, [pc, #80]	@ (8006224 <vPortFree+0xbc>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d01e      	beq.n	800621a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d11a      	bne.n	800621a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006224 <vPortFree+0xbc>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	43db      	mvns	r3, r3
 80061ee:	401a      	ands	r2, r3
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061f4:	f7fe ffe4 	bl	80051c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006228 <vPortFree+0xc0>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4413      	add	r3, r2
 8006202:	4a09      	ldr	r2, [pc, #36]	@ (8006228 <vPortFree+0xc0>)
 8006204:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006206:	6938      	ldr	r0, [r7, #16]
 8006208:	f000 f88c 	bl	8006324 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800620c:	4b07      	ldr	r3, [pc, #28]	@ (800622c <vPortFree+0xc4>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3301      	adds	r3, #1
 8006212:	4a06      	ldr	r2, [pc, #24]	@ (800622c <vPortFree+0xc4>)
 8006214:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006216:	f7fe ffe1 	bl	80051dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800621a:	bf00      	nop
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	20004504 	.word	0x20004504
 8006228:	200044f4 	.word	0x200044f4
 800622c:	20004500 	.word	0x20004500

08006230 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8006234:	4b03      	ldr	r3, [pc, #12]	@ (8006244 <xPortGetFreeHeapSize+0x14>)
 8006236:	681b      	ldr	r3, [r3, #0]
}
 8006238:	4618      	mov	r0, r3
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	200044f4 	.word	0x200044f4

08006248 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 800624c:	4b03      	ldr	r3, [pc, #12]	@ (800625c <xPortGetMinimumEverFreeHeapSize+0x14>)
 800624e:	681b      	ldr	r3, [r3, #0]
}
 8006250:	4618      	mov	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	200044f8 	.word	0x200044f8

08006260 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006266:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800626a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800626c:	4b27      	ldr	r3, [pc, #156]	@ (800630c <prvHeapInit+0xac>)
 800626e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00c      	beq.n	8006294 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	3307      	adds	r3, #7
 800627e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0307 	bic.w	r3, r3, #7
 8006286:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	4a1f      	ldr	r2, [pc, #124]	@ (800630c <prvHeapInit+0xac>)
 8006290:	4413      	add	r3, r2
 8006292:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006298:	4a1d      	ldr	r2, [pc, #116]	@ (8006310 <prvHeapInit+0xb0>)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800629e:	4b1c      	ldr	r3, [pc, #112]	@ (8006310 <prvHeapInit+0xb0>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	4413      	add	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80062ac:	2208      	movs	r2, #8
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	1a9b      	subs	r3, r3, r2
 80062b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f023 0307 	bic.w	r3, r3, #7
 80062ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4a15      	ldr	r2, [pc, #84]	@ (8006314 <prvHeapInit+0xb4>)
 80062c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80062c2:	4b14      	ldr	r3, [pc, #80]	@ (8006314 <prvHeapInit+0xb4>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2200      	movs	r2, #0
 80062c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80062ca:	4b12      	ldr	r3, [pc, #72]	@ (8006314 <prvHeapInit+0xb4>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2200      	movs	r2, #0
 80062d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	1ad2      	subs	r2, r2, r3
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006314 <prvHeapInit+0xb4>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006318 <prvHeapInit+0xb8>)
 80062ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	4a09      	ldr	r2, [pc, #36]	@ (800631c <prvHeapInit+0xbc>)
 80062f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062f8:	4b09      	ldr	r3, [pc, #36]	@ (8006320 <prvHeapInit+0xc0>)
 80062fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80062fe:	601a      	str	r2, [r3, #0]
}
 8006300:	bf00      	nop
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	200008e8 	.word	0x200008e8
 8006310:	200044e8 	.word	0x200044e8
 8006314:	200044f0 	.word	0x200044f0
 8006318:	200044f8 	.word	0x200044f8
 800631c:	200044f4 	.word	0x200044f4
 8006320:	20004504 	.word	0x20004504

08006324 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800632c:	4b28      	ldr	r3, [pc, #160]	@ (80063d0 <prvInsertBlockIntoFreeList+0xac>)
 800632e:	60fb      	str	r3, [r7, #12]
 8006330:	e002      	b.n	8006338 <prvInsertBlockIntoFreeList+0x14>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	429a      	cmp	r2, r3
 8006340:	d8f7      	bhi.n	8006332 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	4413      	add	r3, r2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	429a      	cmp	r2, r3
 8006352:	d108      	bne.n	8006366 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	441a      	add	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	441a      	add	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	429a      	cmp	r2, r3
 8006378:	d118      	bne.n	80063ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	4b15      	ldr	r3, [pc, #84]	@ (80063d4 <prvInsertBlockIntoFreeList+0xb0>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d00d      	beq.n	80063a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	441a      	add	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	601a      	str	r2, [r3, #0]
 80063a0:	e008      	b.n	80063b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80063a2:	4b0c      	ldr	r3, [pc, #48]	@ (80063d4 <prvInsertBlockIntoFreeList+0xb0>)
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	601a      	str	r2, [r3, #0]
 80063aa:	e003      	b.n	80063b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d002      	beq.n	80063c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063c2:	bf00      	nop
 80063c4:	3714      	adds	r7, #20
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	200044e8 	.word	0x200044e8
 80063d4:	200044f0 	.word	0x200044f0

080063d8 <__cvt>:
 80063d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063dc:	ec57 6b10 	vmov	r6, r7, d0
 80063e0:	2f00      	cmp	r7, #0
 80063e2:	460c      	mov	r4, r1
 80063e4:	4619      	mov	r1, r3
 80063e6:	463b      	mov	r3, r7
 80063e8:	bfbb      	ittet	lt
 80063ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80063ee:	461f      	movlt	r7, r3
 80063f0:	2300      	movge	r3, #0
 80063f2:	232d      	movlt	r3, #45	@ 0x2d
 80063f4:	700b      	strb	r3, [r1, #0]
 80063f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80063fc:	4691      	mov	r9, r2
 80063fe:	f023 0820 	bic.w	r8, r3, #32
 8006402:	bfbc      	itt	lt
 8006404:	4632      	movlt	r2, r6
 8006406:	4616      	movlt	r6, r2
 8006408:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800640c:	d005      	beq.n	800641a <__cvt+0x42>
 800640e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006412:	d100      	bne.n	8006416 <__cvt+0x3e>
 8006414:	3401      	adds	r4, #1
 8006416:	2102      	movs	r1, #2
 8006418:	e000      	b.n	800641c <__cvt+0x44>
 800641a:	2103      	movs	r1, #3
 800641c:	ab03      	add	r3, sp, #12
 800641e:	9301      	str	r3, [sp, #4]
 8006420:	ab02      	add	r3, sp, #8
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	ec47 6b10 	vmov	d0, r6, r7
 8006428:	4653      	mov	r3, sl
 800642a:	4622      	mov	r2, r4
 800642c:	f000 fe68 	bl	8007100 <_dtoa_r>
 8006430:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006434:	4605      	mov	r5, r0
 8006436:	d119      	bne.n	800646c <__cvt+0x94>
 8006438:	f019 0f01 	tst.w	r9, #1
 800643c:	d00e      	beq.n	800645c <__cvt+0x84>
 800643e:	eb00 0904 	add.w	r9, r0, r4
 8006442:	2200      	movs	r2, #0
 8006444:	2300      	movs	r3, #0
 8006446:	4630      	mov	r0, r6
 8006448:	4639      	mov	r1, r7
 800644a:	f7fa fb45 	bl	8000ad8 <__aeabi_dcmpeq>
 800644e:	b108      	cbz	r0, 8006454 <__cvt+0x7c>
 8006450:	f8cd 900c 	str.w	r9, [sp, #12]
 8006454:	2230      	movs	r2, #48	@ 0x30
 8006456:	9b03      	ldr	r3, [sp, #12]
 8006458:	454b      	cmp	r3, r9
 800645a:	d31e      	bcc.n	800649a <__cvt+0xc2>
 800645c:	9b03      	ldr	r3, [sp, #12]
 800645e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006460:	1b5b      	subs	r3, r3, r5
 8006462:	4628      	mov	r0, r5
 8006464:	6013      	str	r3, [r2, #0]
 8006466:	b004      	add	sp, #16
 8006468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800646c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006470:	eb00 0904 	add.w	r9, r0, r4
 8006474:	d1e5      	bne.n	8006442 <__cvt+0x6a>
 8006476:	7803      	ldrb	r3, [r0, #0]
 8006478:	2b30      	cmp	r3, #48	@ 0x30
 800647a:	d10a      	bne.n	8006492 <__cvt+0xba>
 800647c:	2200      	movs	r2, #0
 800647e:	2300      	movs	r3, #0
 8006480:	4630      	mov	r0, r6
 8006482:	4639      	mov	r1, r7
 8006484:	f7fa fb28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006488:	b918      	cbnz	r0, 8006492 <__cvt+0xba>
 800648a:	f1c4 0401 	rsb	r4, r4, #1
 800648e:	f8ca 4000 	str.w	r4, [sl]
 8006492:	f8da 3000 	ldr.w	r3, [sl]
 8006496:	4499      	add	r9, r3
 8006498:	e7d3      	b.n	8006442 <__cvt+0x6a>
 800649a:	1c59      	adds	r1, r3, #1
 800649c:	9103      	str	r1, [sp, #12]
 800649e:	701a      	strb	r2, [r3, #0]
 80064a0:	e7d9      	b.n	8006456 <__cvt+0x7e>

080064a2 <__exponent>:
 80064a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064a4:	2900      	cmp	r1, #0
 80064a6:	bfba      	itte	lt
 80064a8:	4249      	neglt	r1, r1
 80064aa:	232d      	movlt	r3, #45	@ 0x2d
 80064ac:	232b      	movge	r3, #43	@ 0x2b
 80064ae:	2909      	cmp	r1, #9
 80064b0:	7002      	strb	r2, [r0, #0]
 80064b2:	7043      	strb	r3, [r0, #1]
 80064b4:	dd29      	ble.n	800650a <__exponent+0x68>
 80064b6:	f10d 0307 	add.w	r3, sp, #7
 80064ba:	461d      	mov	r5, r3
 80064bc:	270a      	movs	r7, #10
 80064be:	461a      	mov	r2, r3
 80064c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80064c4:	fb07 1416 	mls	r4, r7, r6, r1
 80064c8:	3430      	adds	r4, #48	@ 0x30
 80064ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80064ce:	460c      	mov	r4, r1
 80064d0:	2c63      	cmp	r4, #99	@ 0x63
 80064d2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80064d6:	4631      	mov	r1, r6
 80064d8:	dcf1      	bgt.n	80064be <__exponent+0x1c>
 80064da:	3130      	adds	r1, #48	@ 0x30
 80064dc:	1e94      	subs	r4, r2, #2
 80064de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064e2:	1c41      	adds	r1, r0, #1
 80064e4:	4623      	mov	r3, r4
 80064e6:	42ab      	cmp	r3, r5
 80064e8:	d30a      	bcc.n	8006500 <__exponent+0x5e>
 80064ea:	f10d 0309 	add.w	r3, sp, #9
 80064ee:	1a9b      	subs	r3, r3, r2
 80064f0:	42ac      	cmp	r4, r5
 80064f2:	bf88      	it	hi
 80064f4:	2300      	movhi	r3, #0
 80064f6:	3302      	adds	r3, #2
 80064f8:	4403      	add	r3, r0
 80064fa:	1a18      	subs	r0, r3, r0
 80064fc:	b003      	add	sp, #12
 80064fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006500:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006504:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006508:	e7ed      	b.n	80064e6 <__exponent+0x44>
 800650a:	2330      	movs	r3, #48	@ 0x30
 800650c:	3130      	adds	r1, #48	@ 0x30
 800650e:	7083      	strb	r3, [r0, #2]
 8006510:	70c1      	strb	r1, [r0, #3]
 8006512:	1d03      	adds	r3, r0, #4
 8006514:	e7f1      	b.n	80064fa <__exponent+0x58>
	...

08006518 <_printf_float>:
 8006518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800651c:	b08d      	sub	sp, #52	@ 0x34
 800651e:	460c      	mov	r4, r1
 8006520:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006524:	4616      	mov	r6, r2
 8006526:	461f      	mov	r7, r3
 8006528:	4605      	mov	r5, r0
 800652a:	f000 fcdb 	bl	8006ee4 <_localeconv_r>
 800652e:	6803      	ldr	r3, [r0, #0]
 8006530:	9304      	str	r3, [sp, #16]
 8006532:	4618      	mov	r0, r3
 8006534:	f7f9 fea4 	bl	8000280 <strlen>
 8006538:	2300      	movs	r3, #0
 800653a:	930a      	str	r3, [sp, #40]	@ 0x28
 800653c:	f8d8 3000 	ldr.w	r3, [r8]
 8006540:	9005      	str	r0, [sp, #20]
 8006542:	3307      	adds	r3, #7
 8006544:	f023 0307 	bic.w	r3, r3, #7
 8006548:	f103 0208 	add.w	r2, r3, #8
 800654c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006550:	f8d4 b000 	ldr.w	fp, [r4]
 8006554:	f8c8 2000 	str.w	r2, [r8]
 8006558:	e9d3 8900 	ldrd	r8, r9, [r3]
 800655c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006560:	9307      	str	r3, [sp, #28]
 8006562:	f8cd 8018 	str.w	r8, [sp, #24]
 8006566:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800656a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800656e:	4b9c      	ldr	r3, [pc, #624]	@ (80067e0 <_printf_float+0x2c8>)
 8006570:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006574:	f7fa fae2 	bl	8000b3c <__aeabi_dcmpun>
 8006578:	bb70      	cbnz	r0, 80065d8 <_printf_float+0xc0>
 800657a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800657e:	4b98      	ldr	r3, [pc, #608]	@ (80067e0 <_printf_float+0x2c8>)
 8006580:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006584:	f7fa fabc 	bl	8000b00 <__aeabi_dcmple>
 8006588:	bb30      	cbnz	r0, 80065d8 <_printf_float+0xc0>
 800658a:	2200      	movs	r2, #0
 800658c:	2300      	movs	r3, #0
 800658e:	4640      	mov	r0, r8
 8006590:	4649      	mov	r1, r9
 8006592:	f7fa faab 	bl	8000aec <__aeabi_dcmplt>
 8006596:	b110      	cbz	r0, 800659e <_printf_float+0x86>
 8006598:	232d      	movs	r3, #45	@ 0x2d
 800659a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800659e:	4a91      	ldr	r2, [pc, #580]	@ (80067e4 <_printf_float+0x2cc>)
 80065a0:	4b91      	ldr	r3, [pc, #580]	@ (80067e8 <_printf_float+0x2d0>)
 80065a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065a6:	bf8c      	ite	hi
 80065a8:	4690      	movhi	r8, r2
 80065aa:	4698      	movls	r8, r3
 80065ac:	2303      	movs	r3, #3
 80065ae:	6123      	str	r3, [r4, #16]
 80065b0:	f02b 0304 	bic.w	r3, fp, #4
 80065b4:	6023      	str	r3, [r4, #0]
 80065b6:	f04f 0900 	mov.w	r9, #0
 80065ba:	9700      	str	r7, [sp, #0]
 80065bc:	4633      	mov	r3, r6
 80065be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80065c0:	4621      	mov	r1, r4
 80065c2:	4628      	mov	r0, r5
 80065c4:	f000 f9d2 	bl	800696c <_printf_common>
 80065c8:	3001      	adds	r0, #1
 80065ca:	f040 808d 	bne.w	80066e8 <_printf_float+0x1d0>
 80065ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065d2:	b00d      	add	sp, #52	@ 0x34
 80065d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d8:	4642      	mov	r2, r8
 80065da:	464b      	mov	r3, r9
 80065dc:	4640      	mov	r0, r8
 80065de:	4649      	mov	r1, r9
 80065e0:	f7fa faac 	bl	8000b3c <__aeabi_dcmpun>
 80065e4:	b140      	cbz	r0, 80065f8 <_printf_float+0xe0>
 80065e6:	464b      	mov	r3, r9
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	bfbc      	itt	lt
 80065ec:	232d      	movlt	r3, #45	@ 0x2d
 80065ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80065f2:	4a7e      	ldr	r2, [pc, #504]	@ (80067ec <_printf_float+0x2d4>)
 80065f4:	4b7e      	ldr	r3, [pc, #504]	@ (80067f0 <_printf_float+0x2d8>)
 80065f6:	e7d4      	b.n	80065a2 <_printf_float+0x8a>
 80065f8:	6863      	ldr	r3, [r4, #4]
 80065fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80065fe:	9206      	str	r2, [sp, #24]
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	d13b      	bne.n	800667c <_printf_float+0x164>
 8006604:	2306      	movs	r3, #6
 8006606:	6063      	str	r3, [r4, #4]
 8006608:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800660c:	2300      	movs	r3, #0
 800660e:	6022      	str	r2, [r4, #0]
 8006610:	9303      	str	r3, [sp, #12]
 8006612:	ab0a      	add	r3, sp, #40	@ 0x28
 8006614:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006618:	ab09      	add	r3, sp, #36	@ 0x24
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	6861      	ldr	r1, [r4, #4]
 800661e:	ec49 8b10 	vmov	d0, r8, r9
 8006622:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006626:	4628      	mov	r0, r5
 8006628:	f7ff fed6 	bl	80063d8 <__cvt>
 800662c:	9b06      	ldr	r3, [sp, #24]
 800662e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006630:	2b47      	cmp	r3, #71	@ 0x47
 8006632:	4680      	mov	r8, r0
 8006634:	d129      	bne.n	800668a <_printf_float+0x172>
 8006636:	1cc8      	adds	r0, r1, #3
 8006638:	db02      	blt.n	8006640 <_printf_float+0x128>
 800663a:	6863      	ldr	r3, [r4, #4]
 800663c:	4299      	cmp	r1, r3
 800663e:	dd41      	ble.n	80066c4 <_printf_float+0x1ac>
 8006640:	f1aa 0a02 	sub.w	sl, sl, #2
 8006644:	fa5f fa8a 	uxtb.w	sl, sl
 8006648:	3901      	subs	r1, #1
 800664a:	4652      	mov	r2, sl
 800664c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006650:	9109      	str	r1, [sp, #36]	@ 0x24
 8006652:	f7ff ff26 	bl	80064a2 <__exponent>
 8006656:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006658:	1813      	adds	r3, r2, r0
 800665a:	2a01      	cmp	r2, #1
 800665c:	4681      	mov	r9, r0
 800665e:	6123      	str	r3, [r4, #16]
 8006660:	dc02      	bgt.n	8006668 <_printf_float+0x150>
 8006662:	6822      	ldr	r2, [r4, #0]
 8006664:	07d2      	lsls	r2, r2, #31
 8006666:	d501      	bpl.n	800666c <_printf_float+0x154>
 8006668:	3301      	adds	r3, #1
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0a2      	beq.n	80065ba <_printf_float+0xa2>
 8006674:	232d      	movs	r3, #45	@ 0x2d
 8006676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667a:	e79e      	b.n	80065ba <_printf_float+0xa2>
 800667c:	9a06      	ldr	r2, [sp, #24]
 800667e:	2a47      	cmp	r2, #71	@ 0x47
 8006680:	d1c2      	bne.n	8006608 <_printf_float+0xf0>
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1c0      	bne.n	8006608 <_printf_float+0xf0>
 8006686:	2301      	movs	r3, #1
 8006688:	e7bd      	b.n	8006606 <_printf_float+0xee>
 800668a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800668e:	d9db      	bls.n	8006648 <_printf_float+0x130>
 8006690:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006694:	d118      	bne.n	80066c8 <_printf_float+0x1b0>
 8006696:	2900      	cmp	r1, #0
 8006698:	6863      	ldr	r3, [r4, #4]
 800669a:	dd0b      	ble.n	80066b4 <_printf_float+0x19c>
 800669c:	6121      	str	r1, [r4, #16]
 800669e:	b913      	cbnz	r3, 80066a6 <_printf_float+0x18e>
 80066a0:	6822      	ldr	r2, [r4, #0]
 80066a2:	07d0      	lsls	r0, r2, #31
 80066a4:	d502      	bpl.n	80066ac <_printf_float+0x194>
 80066a6:	3301      	adds	r3, #1
 80066a8:	440b      	add	r3, r1
 80066aa:	6123      	str	r3, [r4, #16]
 80066ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80066ae:	f04f 0900 	mov.w	r9, #0
 80066b2:	e7db      	b.n	800666c <_printf_float+0x154>
 80066b4:	b913      	cbnz	r3, 80066bc <_printf_float+0x1a4>
 80066b6:	6822      	ldr	r2, [r4, #0]
 80066b8:	07d2      	lsls	r2, r2, #31
 80066ba:	d501      	bpl.n	80066c0 <_printf_float+0x1a8>
 80066bc:	3302      	adds	r3, #2
 80066be:	e7f4      	b.n	80066aa <_printf_float+0x192>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e7f2      	b.n	80066aa <_printf_float+0x192>
 80066c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80066c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ca:	4299      	cmp	r1, r3
 80066cc:	db05      	blt.n	80066da <_printf_float+0x1c2>
 80066ce:	6823      	ldr	r3, [r4, #0]
 80066d0:	6121      	str	r1, [r4, #16]
 80066d2:	07d8      	lsls	r0, r3, #31
 80066d4:	d5ea      	bpl.n	80066ac <_printf_float+0x194>
 80066d6:	1c4b      	adds	r3, r1, #1
 80066d8:	e7e7      	b.n	80066aa <_printf_float+0x192>
 80066da:	2900      	cmp	r1, #0
 80066dc:	bfd4      	ite	le
 80066de:	f1c1 0202 	rsble	r2, r1, #2
 80066e2:	2201      	movgt	r2, #1
 80066e4:	4413      	add	r3, r2
 80066e6:	e7e0      	b.n	80066aa <_printf_float+0x192>
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	055a      	lsls	r2, r3, #21
 80066ec:	d407      	bmi.n	80066fe <_printf_float+0x1e6>
 80066ee:	6923      	ldr	r3, [r4, #16]
 80066f0:	4642      	mov	r2, r8
 80066f2:	4631      	mov	r1, r6
 80066f4:	4628      	mov	r0, r5
 80066f6:	47b8      	blx	r7
 80066f8:	3001      	adds	r0, #1
 80066fa:	d12b      	bne.n	8006754 <_printf_float+0x23c>
 80066fc:	e767      	b.n	80065ce <_printf_float+0xb6>
 80066fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006702:	f240 80dd 	bls.w	80068c0 <_printf_float+0x3a8>
 8006706:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800670a:	2200      	movs	r2, #0
 800670c:	2300      	movs	r3, #0
 800670e:	f7fa f9e3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006712:	2800      	cmp	r0, #0
 8006714:	d033      	beq.n	800677e <_printf_float+0x266>
 8006716:	4a37      	ldr	r2, [pc, #220]	@ (80067f4 <_printf_float+0x2dc>)
 8006718:	2301      	movs	r3, #1
 800671a:	4631      	mov	r1, r6
 800671c:	4628      	mov	r0, r5
 800671e:	47b8      	blx	r7
 8006720:	3001      	adds	r0, #1
 8006722:	f43f af54 	beq.w	80065ce <_printf_float+0xb6>
 8006726:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800672a:	4543      	cmp	r3, r8
 800672c:	db02      	blt.n	8006734 <_printf_float+0x21c>
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	07d8      	lsls	r0, r3, #31
 8006732:	d50f      	bpl.n	8006754 <_printf_float+0x23c>
 8006734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006738:	4631      	mov	r1, r6
 800673a:	4628      	mov	r0, r5
 800673c:	47b8      	blx	r7
 800673e:	3001      	adds	r0, #1
 8006740:	f43f af45 	beq.w	80065ce <_printf_float+0xb6>
 8006744:	f04f 0900 	mov.w	r9, #0
 8006748:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800674c:	f104 0a1a 	add.w	sl, r4, #26
 8006750:	45c8      	cmp	r8, r9
 8006752:	dc09      	bgt.n	8006768 <_printf_float+0x250>
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	079b      	lsls	r3, r3, #30
 8006758:	f100 8103 	bmi.w	8006962 <_printf_float+0x44a>
 800675c:	68e0      	ldr	r0, [r4, #12]
 800675e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006760:	4298      	cmp	r0, r3
 8006762:	bfb8      	it	lt
 8006764:	4618      	movlt	r0, r3
 8006766:	e734      	b.n	80065d2 <_printf_float+0xba>
 8006768:	2301      	movs	r3, #1
 800676a:	4652      	mov	r2, sl
 800676c:	4631      	mov	r1, r6
 800676e:	4628      	mov	r0, r5
 8006770:	47b8      	blx	r7
 8006772:	3001      	adds	r0, #1
 8006774:	f43f af2b 	beq.w	80065ce <_printf_float+0xb6>
 8006778:	f109 0901 	add.w	r9, r9, #1
 800677c:	e7e8      	b.n	8006750 <_printf_float+0x238>
 800677e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006780:	2b00      	cmp	r3, #0
 8006782:	dc39      	bgt.n	80067f8 <_printf_float+0x2e0>
 8006784:	4a1b      	ldr	r2, [pc, #108]	@ (80067f4 <_printf_float+0x2dc>)
 8006786:	2301      	movs	r3, #1
 8006788:	4631      	mov	r1, r6
 800678a:	4628      	mov	r0, r5
 800678c:	47b8      	blx	r7
 800678e:	3001      	adds	r0, #1
 8006790:	f43f af1d 	beq.w	80065ce <_printf_float+0xb6>
 8006794:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006798:	ea59 0303 	orrs.w	r3, r9, r3
 800679c:	d102      	bne.n	80067a4 <_printf_float+0x28c>
 800679e:	6823      	ldr	r3, [r4, #0]
 80067a0:	07d9      	lsls	r1, r3, #31
 80067a2:	d5d7      	bpl.n	8006754 <_printf_float+0x23c>
 80067a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a8:	4631      	mov	r1, r6
 80067aa:	4628      	mov	r0, r5
 80067ac:	47b8      	blx	r7
 80067ae:	3001      	adds	r0, #1
 80067b0:	f43f af0d 	beq.w	80065ce <_printf_float+0xb6>
 80067b4:	f04f 0a00 	mov.w	sl, #0
 80067b8:	f104 0b1a 	add.w	fp, r4, #26
 80067bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067be:	425b      	negs	r3, r3
 80067c0:	4553      	cmp	r3, sl
 80067c2:	dc01      	bgt.n	80067c8 <_printf_float+0x2b0>
 80067c4:	464b      	mov	r3, r9
 80067c6:	e793      	b.n	80066f0 <_printf_float+0x1d8>
 80067c8:	2301      	movs	r3, #1
 80067ca:	465a      	mov	r2, fp
 80067cc:	4631      	mov	r1, r6
 80067ce:	4628      	mov	r0, r5
 80067d0:	47b8      	blx	r7
 80067d2:	3001      	adds	r0, #1
 80067d4:	f43f aefb 	beq.w	80065ce <_printf_float+0xb6>
 80067d8:	f10a 0a01 	add.w	sl, sl, #1
 80067dc:	e7ee      	b.n	80067bc <_printf_float+0x2a4>
 80067de:	bf00      	nop
 80067e0:	7fefffff 	.word	0x7fefffff
 80067e4:	08009298 	.word	0x08009298
 80067e8:	08009294 	.word	0x08009294
 80067ec:	080092a0 	.word	0x080092a0
 80067f0:	0800929c 	.word	0x0800929c
 80067f4:	080092a4 	.word	0x080092a4
 80067f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80067fe:	4553      	cmp	r3, sl
 8006800:	bfa8      	it	ge
 8006802:	4653      	movge	r3, sl
 8006804:	2b00      	cmp	r3, #0
 8006806:	4699      	mov	r9, r3
 8006808:	dc36      	bgt.n	8006878 <_printf_float+0x360>
 800680a:	f04f 0b00 	mov.w	fp, #0
 800680e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006812:	f104 021a 	add.w	r2, r4, #26
 8006816:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006818:	9306      	str	r3, [sp, #24]
 800681a:	eba3 0309 	sub.w	r3, r3, r9
 800681e:	455b      	cmp	r3, fp
 8006820:	dc31      	bgt.n	8006886 <_printf_float+0x36e>
 8006822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006824:	459a      	cmp	sl, r3
 8006826:	dc3a      	bgt.n	800689e <_printf_float+0x386>
 8006828:	6823      	ldr	r3, [r4, #0]
 800682a:	07da      	lsls	r2, r3, #31
 800682c:	d437      	bmi.n	800689e <_printf_float+0x386>
 800682e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006830:	ebaa 0903 	sub.w	r9, sl, r3
 8006834:	9b06      	ldr	r3, [sp, #24]
 8006836:	ebaa 0303 	sub.w	r3, sl, r3
 800683a:	4599      	cmp	r9, r3
 800683c:	bfa8      	it	ge
 800683e:	4699      	movge	r9, r3
 8006840:	f1b9 0f00 	cmp.w	r9, #0
 8006844:	dc33      	bgt.n	80068ae <_printf_float+0x396>
 8006846:	f04f 0800 	mov.w	r8, #0
 800684a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800684e:	f104 0b1a 	add.w	fp, r4, #26
 8006852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006854:	ebaa 0303 	sub.w	r3, sl, r3
 8006858:	eba3 0309 	sub.w	r3, r3, r9
 800685c:	4543      	cmp	r3, r8
 800685e:	f77f af79 	ble.w	8006754 <_printf_float+0x23c>
 8006862:	2301      	movs	r3, #1
 8006864:	465a      	mov	r2, fp
 8006866:	4631      	mov	r1, r6
 8006868:	4628      	mov	r0, r5
 800686a:	47b8      	blx	r7
 800686c:	3001      	adds	r0, #1
 800686e:	f43f aeae 	beq.w	80065ce <_printf_float+0xb6>
 8006872:	f108 0801 	add.w	r8, r8, #1
 8006876:	e7ec      	b.n	8006852 <_printf_float+0x33a>
 8006878:	4642      	mov	r2, r8
 800687a:	4631      	mov	r1, r6
 800687c:	4628      	mov	r0, r5
 800687e:	47b8      	blx	r7
 8006880:	3001      	adds	r0, #1
 8006882:	d1c2      	bne.n	800680a <_printf_float+0x2f2>
 8006884:	e6a3      	b.n	80065ce <_printf_float+0xb6>
 8006886:	2301      	movs	r3, #1
 8006888:	4631      	mov	r1, r6
 800688a:	4628      	mov	r0, r5
 800688c:	9206      	str	r2, [sp, #24]
 800688e:	47b8      	blx	r7
 8006890:	3001      	adds	r0, #1
 8006892:	f43f ae9c 	beq.w	80065ce <_printf_float+0xb6>
 8006896:	9a06      	ldr	r2, [sp, #24]
 8006898:	f10b 0b01 	add.w	fp, fp, #1
 800689c:	e7bb      	b.n	8006816 <_printf_float+0x2fe>
 800689e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	d1c0      	bne.n	800682e <_printf_float+0x316>
 80068ac:	e68f      	b.n	80065ce <_printf_float+0xb6>
 80068ae:	9a06      	ldr	r2, [sp, #24]
 80068b0:	464b      	mov	r3, r9
 80068b2:	4442      	add	r2, r8
 80068b4:	4631      	mov	r1, r6
 80068b6:	4628      	mov	r0, r5
 80068b8:	47b8      	blx	r7
 80068ba:	3001      	adds	r0, #1
 80068bc:	d1c3      	bne.n	8006846 <_printf_float+0x32e>
 80068be:	e686      	b.n	80065ce <_printf_float+0xb6>
 80068c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80068c4:	f1ba 0f01 	cmp.w	sl, #1
 80068c8:	dc01      	bgt.n	80068ce <_printf_float+0x3b6>
 80068ca:	07db      	lsls	r3, r3, #31
 80068cc:	d536      	bpl.n	800693c <_printf_float+0x424>
 80068ce:	2301      	movs	r3, #1
 80068d0:	4642      	mov	r2, r8
 80068d2:	4631      	mov	r1, r6
 80068d4:	4628      	mov	r0, r5
 80068d6:	47b8      	blx	r7
 80068d8:	3001      	adds	r0, #1
 80068da:	f43f ae78 	beq.w	80065ce <_printf_float+0xb6>
 80068de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	f43f ae70 	beq.w	80065ce <_printf_float+0xb6>
 80068ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068f2:	2200      	movs	r2, #0
 80068f4:	2300      	movs	r3, #0
 80068f6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80068fa:	f7fa f8ed 	bl	8000ad8 <__aeabi_dcmpeq>
 80068fe:	b9c0      	cbnz	r0, 8006932 <_printf_float+0x41a>
 8006900:	4653      	mov	r3, sl
 8006902:	f108 0201 	add.w	r2, r8, #1
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	47b8      	blx	r7
 800690c:	3001      	adds	r0, #1
 800690e:	d10c      	bne.n	800692a <_printf_float+0x412>
 8006910:	e65d      	b.n	80065ce <_printf_float+0xb6>
 8006912:	2301      	movs	r3, #1
 8006914:	465a      	mov	r2, fp
 8006916:	4631      	mov	r1, r6
 8006918:	4628      	mov	r0, r5
 800691a:	47b8      	blx	r7
 800691c:	3001      	adds	r0, #1
 800691e:	f43f ae56 	beq.w	80065ce <_printf_float+0xb6>
 8006922:	f108 0801 	add.w	r8, r8, #1
 8006926:	45d0      	cmp	r8, sl
 8006928:	dbf3      	blt.n	8006912 <_printf_float+0x3fa>
 800692a:	464b      	mov	r3, r9
 800692c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006930:	e6df      	b.n	80066f2 <_printf_float+0x1da>
 8006932:	f04f 0800 	mov.w	r8, #0
 8006936:	f104 0b1a 	add.w	fp, r4, #26
 800693a:	e7f4      	b.n	8006926 <_printf_float+0x40e>
 800693c:	2301      	movs	r3, #1
 800693e:	4642      	mov	r2, r8
 8006940:	e7e1      	b.n	8006906 <_printf_float+0x3ee>
 8006942:	2301      	movs	r3, #1
 8006944:	464a      	mov	r2, r9
 8006946:	4631      	mov	r1, r6
 8006948:	4628      	mov	r0, r5
 800694a:	47b8      	blx	r7
 800694c:	3001      	adds	r0, #1
 800694e:	f43f ae3e 	beq.w	80065ce <_printf_float+0xb6>
 8006952:	f108 0801 	add.w	r8, r8, #1
 8006956:	68e3      	ldr	r3, [r4, #12]
 8006958:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800695a:	1a5b      	subs	r3, r3, r1
 800695c:	4543      	cmp	r3, r8
 800695e:	dcf0      	bgt.n	8006942 <_printf_float+0x42a>
 8006960:	e6fc      	b.n	800675c <_printf_float+0x244>
 8006962:	f04f 0800 	mov.w	r8, #0
 8006966:	f104 0919 	add.w	r9, r4, #25
 800696a:	e7f4      	b.n	8006956 <_printf_float+0x43e>

0800696c <_printf_common>:
 800696c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006970:	4616      	mov	r6, r2
 8006972:	4698      	mov	r8, r3
 8006974:	688a      	ldr	r2, [r1, #8]
 8006976:	690b      	ldr	r3, [r1, #16]
 8006978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800697c:	4293      	cmp	r3, r2
 800697e:	bfb8      	it	lt
 8006980:	4613      	movlt	r3, r2
 8006982:	6033      	str	r3, [r6, #0]
 8006984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006988:	4607      	mov	r7, r0
 800698a:	460c      	mov	r4, r1
 800698c:	b10a      	cbz	r2, 8006992 <_printf_common+0x26>
 800698e:	3301      	adds	r3, #1
 8006990:	6033      	str	r3, [r6, #0]
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	0699      	lsls	r1, r3, #26
 8006996:	bf42      	ittt	mi
 8006998:	6833      	ldrmi	r3, [r6, #0]
 800699a:	3302      	addmi	r3, #2
 800699c:	6033      	strmi	r3, [r6, #0]
 800699e:	6825      	ldr	r5, [r4, #0]
 80069a0:	f015 0506 	ands.w	r5, r5, #6
 80069a4:	d106      	bne.n	80069b4 <_printf_common+0x48>
 80069a6:	f104 0a19 	add.w	sl, r4, #25
 80069aa:	68e3      	ldr	r3, [r4, #12]
 80069ac:	6832      	ldr	r2, [r6, #0]
 80069ae:	1a9b      	subs	r3, r3, r2
 80069b0:	42ab      	cmp	r3, r5
 80069b2:	dc26      	bgt.n	8006a02 <_printf_common+0x96>
 80069b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069b8:	6822      	ldr	r2, [r4, #0]
 80069ba:	3b00      	subs	r3, #0
 80069bc:	bf18      	it	ne
 80069be:	2301      	movne	r3, #1
 80069c0:	0692      	lsls	r2, r2, #26
 80069c2:	d42b      	bmi.n	8006a1c <_printf_common+0xb0>
 80069c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069c8:	4641      	mov	r1, r8
 80069ca:	4638      	mov	r0, r7
 80069cc:	47c8      	blx	r9
 80069ce:	3001      	adds	r0, #1
 80069d0:	d01e      	beq.n	8006a10 <_printf_common+0xa4>
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	6922      	ldr	r2, [r4, #16]
 80069d6:	f003 0306 	and.w	r3, r3, #6
 80069da:	2b04      	cmp	r3, #4
 80069dc:	bf02      	ittt	eq
 80069de:	68e5      	ldreq	r5, [r4, #12]
 80069e0:	6833      	ldreq	r3, [r6, #0]
 80069e2:	1aed      	subeq	r5, r5, r3
 80069e4:	68a3      	ldr	r3, [r4, #8]
 80069e6:	bf0c      	ite	eq
 80069e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069ec:	2500      	movne	r5, #0
 80069ee:	4293      	cmp	r3, r2
 80069f0:	bfc4      	itt	gt
 80069f2:	1a9b      	subgt	r3, r3, r2
 80069f4:	18ed      	addgt	r5, r5, r3
 80069f6:	2600      	movs	r6, #0
 80069f8:	341a      	adds	r4, #26
 80069fa:	42b5      	cmp	r5, r6
 80069fc:	d11a      	bne.n	8006a34 <_printf_common+0xc8>
 80069fe:	2000      	movs	r0, #0
 8006a00:	e008      	b.n	8006a14 <_printf_common+0xa8>
 8006a02:	2301      	movs	r3, #1
 8006a04:	4652      	mov	r2, sl
 8006a06:	4641      	mov	r1, r8
 8006a08:	4638      	mov	r0, r7
 8006a0a:	47c8      	blx	r9
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	d103      	bne.n	8006a18 <_printf_common+0xac>
 8006a10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a18:	3501      	adds	r5, #1
 8006a1a:	e7c6      	b.n	80069aa <_printf_common+0x3e>
 8006a1c:	18e1      	adds	r1, r4, r3
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	2030      	movs	r0, #48	@ 0x30
 8006a22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a26:	4422      	add	r2, r4
 8006a28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a30:	3302      	adds	r3, #2
 8006a32:	e7c7      	b.n	80069c4 <_printf_common+0x58>
 8006a34:	2301      	movs	r3, #1
 8006a36:	4622      	mov	r2, r4
 8006a38:	4641      	mov	r1, r8
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	47c8      	blx	r9
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d0e6      	beq.n	8006a10 <_printf_common+0xa4>
 8006a42:	3601      	adds	r6, #1
 8006a44:	e7d9      	b.n	80069fa <_printf_common+0x8e>
	...

08006a48 <_printf_i>:
 8006a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a4c:	7e0f      	ldrb	r7, [r1, #24]
 8006a4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a50:	2f78      	cmp	r7, #120	@ 0x78
 8006a52:	4691      	mov	r9, r2
 8006a54:	4680      	mov	r8, r0
 8006a56:	460c      	mov	r4, r1
 8006a58:	469a      	mov	sl, r3
 8006a5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a5e:	d807      	bhi.n	8006a70 <_printf_i+0x28>
 8006a60:	2f62      	cmp	r7, #98	@ 0x62
 8006a62:	d80a      	bhi.n	8006a7a <_printf_i+0x32>
 8006a64:	2f00      	cmp	r7, #0
 8006a66:	f000 80d1 	beq.w	8006c0c <_printf_i+0x1c4>
 8006a6a:	2f58      	cmp	r7, #88	@ 0x58
 8006a6c:	f000 80b8 	beq.w	8006be0 <_printf_i+0x198>
 8006a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a78:	e03a      	b.n	8006af0 <_printf_i+0xa8>
 8006a7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a7e:	2b15      	cmp	r3, #21
 8006a80:	d8f6      	bhi.n	8006a70 <_printf_i+0x28>
 8006a82:	a101      	add	r1, pc, #4	@ (adr r1, 8006a88 <_printf_i+0x40>)
 8006a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a88:	08006ae1 	.word	0x08006ae1
 8006a8c:	08006af5 	.word	0x08006af5
 8006a90:	08006a71 	.word	0x08006a71
 8006a94:	08006a71 	.word	0x08006a71
 8006a98:	08006a71 	.word	0x08006a71
 8006a9c:	08006a71 	.word	0x08006a71
 8006aa0:	08006af5 	.word	0x08006af5
 8006aa4:	08006a71 	.word	0x08006a71
 8006aa8:	08006a71 	.word	0x08006a71
 8006aac:	08006a71 	.word	0x08006a71
 8006ab0:	08006a71 	.word	0x08006a71
 8006ab4:	08006bf3 	.word	0x08006bf3
 8006ab8:	08006b1f 	.word	0x08006b1f
 8006abc:	08006bad 	.word	0x08006bad
 8006ac0:	08006a71 	.word	0x08006a71
 8006ac4:	08006a71 	.word	0x08006a71
 8006ac8:	08006c15 	.word	0x08006c15
 8006acc:	08006a71 	.word	0x08006a71
 8006ad0:	08006b1f 	.word	0x08006b1f
 8006ad4:	08006a71 	.word	0x08006a71
 8006ad8:	08006a71 	.word	0x08006a71
 8006adc:	08006bb5 	.word	0x08006bb5
 8006ae0:	6833      	ldr	r3, [r6, #0]
 8006ae2:	1d1a      	adds	r2, r3, #4
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6032      	str	r2, [r6, #0]
 8006ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006af0:	2301      	movs	r3, #1
 8006af2:	e09c      	b.n	8006c2e <_printf_i+0x1e6>
 8006af4:	6833      	ldr	r3, [r6, #0]
 8006af6:	6820      	ldr	r0, [r4, #0]
 8006af8:	1d19      	adds	r1, r3, #4
 8006afa:	6031      	str	r1, [r6, #0]
 8006afc:	0606      	lsls	r6, r0, #24
 8006afe:	d501      	bpl.n	8006b04 <_printf_i+0xbc>
 8006b00:	681d      	ldr	r5, [r3, #0]
 8006b02:	e003      	b.n	8006b0c <_printf_i+0xc4>
 8006b04:	0645      	lsls	r5, r0, #25
 8006b06:	d5fb      	bpl.n	8006b00 <_printf_i+0xb8>
 8006b08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b0c:	2d00      	cmp	r5, #0
 8006b0e:	da03      	bge.n	8006b18 <_printf_i+0xd0>
 8006b10:	232d      	movs	r3, #45	@ 0x2d
 8006b12:	426d      	negs	r5, r5
 8006b14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b18:	4858      	ldr	r0, [pc, #352]	@ (8006c7c <_printf_i+0x234>)
 8006b1a:	230a      	movs	r3, #10
 8006b1c:	e011      	b.n	8006b42 <_printf_i+0xfa>
 8006b1e:	6821      	ldr	r1, [r4, #0]
 8006b20:	6833      	ldr	r3, [r6, #0]
 8006b22:	0608      	lsls	r0, r1, #24
 8006b24:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b28:	d402      	bmi.n	8006b30 <_printf_i+0xe8>
 8006b2a:	0649      	lsls	r1, r1, #25
 8006b2c:	bf48      	it	mi
 8006b2e:	b2ad      	uxthmi	r5, r5
 8006b30:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b32:	4852      	ldr	r0, [pc, #328]	@ (8006c7c <_printf_i+0x234>)
 8006b34:	6033      	str	r3, [r6, #0]
 8006b36:	bf14      	ite	ne
 8006b38:	230a      	movne	r3, #10
 8006b3a:	2308      	moveq	r3, #8
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b42:	6866      	ldr	r6, [r4, #4]
 8006b44:	60a6      	str	r6, [r4, #8]
 8006b46:	2e00      	cmp	r6, #0
 8006b48:	db05      	blt.n	8006b56 <_printf_i+0x10e>
 8006b4a:	6821      	ldr	r1, [r4, #0]
 8006b4c:	432e      	orrs	r6, r5
 8006b4e:	f021 0104 	bic.w	r1, r1, #4
 8006b52:	6021      	str	r1, [r4, #0]
 8006b54:	d04b      	beq.n	8006bee <_printf_i+0x1a6>
 8006b56:	4616      	mov	r6, r2
 8006b58:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b5c:	fb03 5711 	mls	r7, r3, r1, r5
 8006b60:	5dc7      	ldrb	r7, [r0, r7]
 8006b62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b66:	462f      	mov	r7, r5
 8006b68:	42bb      	cmp	r3, r7
 8006b6a:	460d      	mov	r5, r1
 8006b6c:	d9f4      	bls.n	8006b58 <_printf_i+0x110>
 8006b6e:	2b08      	cmp	r3, #8
 8006b70:	d10b      	bne.n	8006b8a <_printf_i+0x142>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	07df      	lsls	r7, r3, #31
 8006b76:	d508      	bpl.n	8006b8a <_printf_i+0x142>
 8006b78:	6923      	ldr	r3, [r4, #16]
 8006b7a:	6861      	ldr	r1, [r4, #4]
 8006b7c:	4299      	cmp	r1, r3
 8006b7e:	bfde      	ittt	le
 8006b80:	2330      	movle	r3, #48	@ 0x30
 8006b82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b86:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006b8a:	1b92      	subs	r2, r2, r6
 8006b8c:	6122      	str	r2, [r4, #16]
 8006b8e:	f8cd a000 	str.w	sl, [sp]
 8006b92:	464b      	mov	r3, r9
 8006b94:	aa03      	add	r2, sp, #12
 8006b96:	4621      	mov	r1, r4
 8006b98:	4640      	mov	r0, r8
 8006b9a:	f7ff fee7 	bl	800696c <_printf_common>
 8006b9e:	3001      	adds	r0, #1
 8006ba0:	d14a      	bne.n	8006c38 <_printf_i+0x1f0>
 8006ba2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ba6:	b004      	add	sp, #16
 8006ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	f043 0320 	orr.w	r3, r3, #32
 8006bb2:	6023      	str	r3, [r4, #0]
 8006bb4:	4832      	ldr	r0, [pc, #200]	@ (8006c80 <_printf_i+0x238>)
 8006bb6:	2778      	movs	r7, #120	@ 0x78
 8006bb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bbc:	6823      	ldr	r3, [r4, #0]
 8006bbe:	6831      	ldr	r1, [r6, #0]
 8006bc0:	061f      	lsls	r7, r3, #24
 8006bc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bc6:	d402      	bmi.n	8006bce <_printf_i+0x186>
 8006bc8:	065f      	lsls	r7, r3, #25
 8006bca:	bf48      	it	mi
 8006bcc:	b2ad      	uxthmi	r5, r5
 8006bce:	6031      	str	r1, [r6, #0]
 8006bd0:	07d9      	lsls	r1, r3, #31
 8006bd2:	bf44      	itt	mi
 8006bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8006bd8:	6023      	strmi	r3, [r4, #0]
 8006bda:	b11d      	cbz	r5, 8006be4 <_printf_i+0x19c>
 8006bdc:	2310      	movs	r3, #16
 8006bde:	e7ad      	b.n	8006b3c <_printf_i+0xf4>
 8006be0:	4826      	ldr	r0, [pc, #152]	@ (8006c7c <_printf_i+0x234>)
 8006be2:	e7e9      	b.n	8006bb8 <_printf_i+0x170>
 8006be4:	6823      	ldr	r3, [r4, #0]
 8006be6:	f023 0320 	bic.w	r3, r3, #32
 8006bea:	6023      	str	r3, [r4, #0]
 8006bec:	e7f6      	b.n	8006bdc <_printf_i+0x194>
 8006bee:	4616      	mov	r6, r2
 8006bf0:	e7bd      	b.n	8006b6e <_printf_i+0x126>
 8006bf2:	6833      	ldr	r3, [r6, #0]
 8006bf4:	6825      	ldr	r5, [r4, #0]
 8006bf6:	6961      	ldr	r1, [r4, #20]
 8006bf8:	1d18      	adds	r0, r3, #4
 8006bfa:	6030      	str	r0, [r6, #0]
 8006bfc:	062e      	lsls	r6, r5, #24
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	d501      	bpl.n	8006c06 <_printf_i+0x1be>
 8006c02:	6019      	str	r1, [r3, #0]
 8006c04:	e002      	b.n	8006c0c <_printf_i+0x1c4>
 8006c06:	0668      	lsls	r0, r5, #25
 8006c08:	d5fb      	bpl.n	8006c02 <_printf_i+0x1ba>
 8006c0a:	8019      	strh	r1, [r3, #0]
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	6123      	str	r3, [r4, #16]
 8006c10:	4616      	mov	r6, r2
 8006c12:	e7bc      	b.n	8006b8e <_printf_i+0x146>
 8006c14:	6833      	ldr	r3, [r6, #0]
 8006c16:	1d1a      	adds	r2, r3, #4
 8006c18:	6032      	str	r2, [r6, #0]
 8006c1a:	681e      	ldr	r6, [r3, #0]
 8006c1c:	6862      	ldr	r2, [r4, #4]
 8006c1e:	2100      	movs	r1, #0
 8006c20:	4630      	mov	r0, r6
 8006c22:	f7f9 fadd 	bl	80001e0 <memchr>
 8006c26:	b108      	cbz	r0, 8006c2c <_printf_i+0x1e4>
 8006c28:	1b80      	subs	r0, r0, r6
 8006c2a:	6060      	str	r0, [r4, #4]
 8006c2c:	6863      	ldr	r3, [r4, #4]
 8006c2e:	6123      	str	r3, [r4, #16]
 8006c30:	2300      	movs	r3, #0
 8006c32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c36:	e7aa      	b.n	8006b8e <_printf_i+0x146>
 8006c38:	6923      	ldr	r3, [r4, #16]
 8006c3a:	4632      	mov	r2, r6
 8006c3c:	4649      	mov	r1, r9
 8006c3e:	4640      	mov	r0, r8
 8006c40:	47d0      	blx	sl
 8006c42:	3001      	adds	r0, #1
 8006c44:	d0ad      	beq.n	8006ba2 <_printf_i+0x15a>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	079b      	lsls	r3, r3, #30
 8006c4a:	d413      	bmi.n	8006c74 <_printf_i+0x22c>
 8006c4c:	68e0      	ldr	r0, [r4, #12]
 8006c4e:	9b03      	ldr	r3, [sp, #12]
 8006c50:	4298      	cmp	r0, r3
 8006c52:	bfb8      	it	lt
 8006c54:	4618      	movlt	r0, r3
 8006c56:	e7a6      	b.n	8006ba6 <_printf_i+0x15e>
 8006c58:	2301      	movs	r3, #1
 8006c5a:	4632      	mov	r2, r6
 8006c5c:	4649      	mov	r1, r9
 8006c5e:	4640      	mov	r0, r8
 8006c60:	47d0      	blx	sl
 8006c62:	3001      	adds	r0, #1
 8006c64:	d09d      	beq.n	8006ba2 <_printf_i+0x15a>
 8006c66:	3501      	adds	r5, #1
 8006c68:	68e3      	ldr	r3, [r4, #12]
 8006c6a:	9903      	ldr	r1, [sp, #12]
 8006c6c:	1a5b      	subs	r3, r3, r1
 8006c6e:	42ab      	cmp	r3, r5
 8006c70:	dcf2      	bgt.n	8006c58 <_printf_i+0x210>
 8006c72:	e7eb      	b.n	8006c4c <_printf_i+0x204>
 8006c74:	2500      	movs	r5, #0
 8006c76:	f104 0619 	add.w	r6, r4, #25
 8006c7a:	e7f5      	b.n	8006c68 <_printf_i+0x220>
 8006c7c:	080092a6 	.word	0x080092a6
 8006c80:	080092b7 	.word	0x080092b7

08006c84 <std>:
 8006c84:	2300      	movs	r3, #0
 8006c86:	b510      	push	{r4, lr}
 8006c88:	4604      	mov	r4, r0
 8006c8a:	e9c0 3300 	strd	r3, r3, [r0]
 8006c8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c92:	6083      	str	r3, [r0, #8]
 8006c94:	8181      	strh	r1, [r0, #12]
 8006c96:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c98:	81c2      	strh	r2, [r0, #14]
 8006c9a:	6183      	str	r3, [r0, #24]
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	2208      	movs	r2, #8
 8006ca0:	305c      	adds	r0, #92	@ 0x5c
 8006ca2:	f000 f916 	bl	8006ed2 <memset>
 8006ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8006cdc <std+0x58>)
 8006ca8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006caa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <std+0x5c>)
 8006cac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006cae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce4 <std+0x60>)
 8006cb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce8 <std+0x64>)
 8006cb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006cec <std+0x68>)
 8006cb8:	6224      	str	r4, [r4, #32]
 8006cba:	429c      	cmp	r4, r3
 8006cbc:	d006      	beq.n	8006ccc <std+0x48>
 8006cbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006cc2:	4294      	cmp	r4, r2
 8006cc4:	d002      	beq.n	8006ccc <std+0x48>
 8006cc6:	33d0      	adds	r3, #208	@ 0xd0
 8006cc8:	429c      	cmp	r4, r3
 8006cca:	d105      	bne.n	8006cd8 <std+0x54>
 8006ccc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cd4:	f000 b97a 	b.w	8006fcc <__retarget_lock_init_recursive>
 8006cd8:	bd10      	pop	{r4, pc}
 8006cda:	bf00      	nop
 8006cdc:	08006e4d 	.word	0x08006e4d
 8006ce0:	08006e6f 	.word	0x08006e6f
 8006ce4:	08006ea7 	.word	0x08006ea7
 8006ce8:	08006ecb 	.word	0x08006ecb
 8006cec:	20004508 	.word	0x20004508

08006cf0 <stdio_exit_handler>:
 8006cf0:	4a02      	ldr	r2, [pc, #8]	@ (8006cfc <stdio_exit_handler+0xc>)
 8006cf2:	4903      	ldr	r1, [pc, #12]	@ (8006d00 <stdio_exit_handler+0x10>)
 8006cf4:	4803      	ldr	r0, [pc, #12]	@ (8006d04 <stdio_exit_handler+0x14>)
 8006cf6:	f000 b869 	b.w	8006dcc <_fwalk_sglue>
 8006cfa:	bf00      	nop
 8006cfc:	20000010 	.word	0x20000010
 8006d00:	0800894d 	.word	0x0800894d
 8006d04:	20000020 	.word	0x20000020

08006d08 <cleanup_stdio>:
 8006d08:	6841      	ldr	r1, [r0, #4]
 8006d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8006d3c <cleanup_stdio+0x34>)
 8006d0c:	4299      	cmp	r1, r3
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	4604      	mov	r4, r0
 8006d12:	d001      	beq.n	8006d18 <cleanup_stdio+0x10>
 8006d14:	f001 fe1a 	bl	800894c <_fflush_r>
 8006d18:	68a1      	ldr	r1, [r4, #8]
 8006d1a:	4b09      	ldr	r3, [pc, #36]	@ (8006d40 <cleanup_stdio+0x38>)
 8006d1c:	4299      	cmp	r1, r3
 8006d1e:	d002      	beq.n	8006d26 <cleanup_stdio+0x1e>
 8006d20:	4620      	mov	r0, r4
 8006d22:	f001 fe13 	bl	800894c <_fflush_r>
 8006d26:	68e1      	ldr	r1, [r4, #12]
 8006d28:	4b06      	ldr	r3, [pc, #24]	@ (8006d44 <cleanup_stdio+0x3c>)
 8006d2a:	4299      	cmp	r1, r3
 8006d2c:	d004      	beq.n	8006d38 <cleanup_stdio+0x30>
 8006d2e:	4620      	mov	r0, r4
 8006d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d34:	f001 be0a 	b.w	800894c <_fflush_r>
 8006d38:	bd10      	pop	{r4, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20004508 	.word	0x20004508
 8006d40:	20004570 	.word	0x20004570
 8006d44:	200045d8 	.word	0x200045d8

08006d48 <global_stdio_init.part.0>:
 8006d48:	b510      	push	{r4, lr}
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d78 <global_stdio_init.part.0+0x30>)
 8006d4c:	4c0b      	ldr	r4, [pc, #44]	@ (8006d7c <global_stdio_init.part.0+0x34>)
 8006d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006d80 <global_stdio_init.part.0+0x38>)
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	4620      	mov	r0, r4
 8006d54:	2200      	movs	r2, #0
 8006d56:	2104      	movs	r1, #4
 8006d58:	f7ff ff94 	bl	8006c84 <std>
 8006d5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d60:	2201      	movs	r2, #1
 8006d62:	2109      	movs	r1, #9
 8006d64:	f7ff ff8e 	bl	8006c84 <std>
 8006d68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d6c:	2202      	movs	r2, #2
 8006d6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d72:	2112      	movs	r1, #18
 8006d74:	f7ff bf86 	b.w	8006c84 <std>
 8006d78:	20004640 	.word	0x20004640
 8006d7c:	20004508 	.word	0x20004508
 8006d80:	08006cf1 	.word	0x08006cf1

08006d84 <__sfp_lock_acquire>:
 8006d84:	4801      	ldr	r0, [pc, #4]	@ (8006d8c <__sfp_lock_acquire+0x8>)
 8006d86:	f000 b922 	b.w	8006fce <__retarget_lock_acquire_recursive>
 8006d8a:	bf00      	nop
 8006d8c:	20004649 	.word	0x20004649

08006d90 <__sfp_lock_release>:
 8006d90:	4801      	ldr	r0, [pc, #4]	@ (8006d98 <__sfp_lock_release+0x8>)
 8006d92:	f000 b91d 	b.w	8006fd0 <__retarget_lock_release_recursive>
 8006d96:	bf00      	nop
 8006d98:	20004649 	.word	0x20004649

08006d9c <__sinit>:
 8006d9c:	b510      	push	{r4, lr}
 8006d9e:	4604      	mov	r4, r0
 8006da0:	f7ff fff0 	bl	8006d84 <__sfp_lock_acquire>
 8006da4:	6a23      	ldr	r3, [r4, #32]
 8006da6:	b11b      	cbz	r3, 8006db0 <__sinit+0x14>
 8006da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dac:	f7ff bff0 	b.w	8006d90 <__sfp_lock_release>
 8006db0:	4b04      	ldr	r3, [pc, #16]	@ (8006dc4 <__sinit+0x28>)
 8006db2:	6223      	str	r3, [r4, #32]
 8006db4:	4b04      	ldr	r3, [pc, #16]	@ (8006dc8 <__sinit+0x2c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1f5      	bne.n	8006da8 <__sinit+0xc>
 8006dbc:	f7ff ffc4 	bl	8006d48 <global_stdio_init.part.0>
 8006dc0:	e7f2      	b.n	8006da8 <__sinit+0xc>
 8006dc2:	bf00      	nop
 8006dc4:	08006d09 	.word	0x08006d09
 8006dc8:	20004640 	.word	0x20004640

08006dcc <_fwalk_sglue>:
 8006dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	4688      	mov	r8, r1
 8006dd4:	4614      	mov	r4, r2
 8006dd6:	2600      	movs	r6, #0
 8006dd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ddc:	f1b9 0901 	subs.w	r9, r9, #1
 8006de0:	d505      	bpl.n	8006dee <_fwalk_sglue+0x22>
 8006de2:	6824      	ldr	r4, [r4, #0]
 8006de4:	2c00      	cmp	r4, #0
 8006de6:	d1f7      	bne.n	8006dd8 <_fwalk_sglue+0xc>
 8006de8:	4630      	mov	r0, r6
 8006dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dee:	89ab      	ldrh	r3, [r5, #12]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d907      	bls.n	8006e04 <_fwalk_sglue+0x38>
 8006df4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	d003      	beq.n	8006e04 <_fwalk_sglue+0x38>
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	4638      	mov	r0, r7
 8006e00:	47c0      	blx	r8
 8006e02:	4306      	orrs	r6, r0
 8006e04:	3568      	adds	r5, #104	@ 0x68
 8006e06:	e7e9      	b.n	8006ddc <_fwalk_sglue+0x10>

08006e08 <siprintf>:
 8006e08:	b40e      	push	{r1, r2, r3}
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	b09d      	sub	sp, #116	@ 0x74
 8006e0e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006e10:	9002      	str	r0, [sp, #8]
 8006e12:	9006      	str	r0, [sp, #24]
 8006e14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e18:	480a      	ldr	r0, [pc, #40]	@ (8006e44 <siprintf+0x3c>)
 8006e1a:	9107      	str	r1, [sp, #28]
 8006e1c:	9104      	str	r1, [sp, #16]
 8006e1e:	490a      	ldr	r1, [pc, #40]	@ (8006e48 <siprintf+0x40>)
 8006e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e24:	9105      	str	r1, [sp, #20]
 8006e26:	2400      	movs	r4, #0
 8006e28:	a902      	add	r1, sp, #8
 8006e2a:	6800      	ldr	r0, [r0, #0]
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e30:	f001 fc0c 	bl	800864c <_svfiprintf_r>
 8006e34:	9b02      	ldr	r3, [sp, #8]
 8006e36:	701c      	strb	r4, [r3, #0]
 8006e38:	b01d      	add	sp, #116	@ 0x74
 8006e3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e3e:	b003      	add	sp, #12
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	2000001c 	.word	0x2000001c
 8006e48:	ffff0208 	.word	0xffff0208

08006e4c <__sread>:
 8006e4c:	b510      	push	{r4, lr}
 8006e4e:	460c      	mov	r4, r1
 8006e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e54:	f000 f86c 	bl	8006f30 <_read_r>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	bfab      	itete	ge
 8006e5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e60:	181b      	addge	r3, r3, r0
 8006e62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e66:	bfac      	ite	ge
 8006e68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e6a:	81a3      	strhlt	r3, [r4, #12]
 8006e6c:	bd10      	pop	{r4, pc}

08006e6e <__swrite>:
 8006e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e72:	461f      	mov	r7, r3
 8006e74:	898b      	ldrh	r3, [r1, #12]
 8006e76:	05db      	lsls	r3, r3, #23
 8006e78:	4605      	mov	r5, r0
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	4616      	mov	r6, r2
 8006e7e:	d505      	bpl.n	8006e8c <__swrite+0x1e>
 8006e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e84:	2302      	movs	r3, #2
 8006e86:	2200      	movs	r2, #0
 8006e88:	f000 f840 	bl	8006f0c <_lseek_r>
 8006e8c:	89a3      	ldrh	r3, [r4, #12]
 8006e8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e96:	81a3      	strh	r3, [r4, #12]
 8006e98:	4632      	mov	r2, r6
 8006e9a:	463b      	mov	r3, r7
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea2:	f000 b857 	b.w	8006f54 <_write_r>

08006ea6 <__sseek>:
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eae:	f000 f82d 	bl	8006f0c <_lseek_r>
 8006eb2:	1c43      	adds	r3, r0, #1
 8006eb4:	89a3      	ldrh	r3, [r4, #12]
 8006eb6:	bf15      	itete	ne
 8006eb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006eba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ebe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ec2:	81a3      	strheq	r3, [r4, #12]
 8006ec4:	bf18      	it	ne
 8006ec6:	81a3      	strhne	r3, [r4, #12]
 8006ec8:	bd10      	pop	{r4, pc}

08006eca <__sclose>:
 8006eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ece:	f000 b80d 	b.w	8006eec <_close_r>

08006ed2 <memset>:
 8006ed2:	4402      	add	r2, r0
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d100      	bne.n	8006edc <memset+0xa>
 8006eda:	4770      	bx	lr
 8006edc:	f803 1b01 	strb.w	r1, [r3], #1
 8006ee0:	e7f9      	b.n	8006ed6 <memset+0x4>
	...

08006ee4 <_localeconv_r>:
 8006ee4:	4800      	ldr	r0, [pc, #0]	@ (8006ee8 <_localeconv_r+0x4>)
 8006ee6:	4770      	bx	lr
 8006ee8:	2000015c 	.word	0x2000015c

08006eec <_close_r>:
 8006eec:	b538      	push	{r3, r4, r5, lr}
 8006eee:	4d06      	ldr	r5, [pc, #24]	@ (8006f08 <_close_r+0x1c>)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	4608      	mov	r0, r1
 8006ef6:	602b      	str	r3, [r5, #0]
 8006ef8:	f7fa fdde 	bl	8001ab8 <_close>
 8006efc:	1c43      	adds	r3, r0, #1
 8006efe:	d102      	bne.n	8006f06 <_close_r+0x1a>
 8006f00:	682b      	ldr	r3, [r5, #0]
 8006f02:	b103      	cbz	r3, 8006f06 <_close_r+0x1a>
 8006f04:	6023      	str	r3, [r4, #0]
 8006f06:	bd38      	pop	{r3, r4, r5, pc}
 8006f08:	20004644 	.word	0x20004644

08006f0c <_lseek_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	4d07      	ldr	r5, [pc, #28]	@ (8006f2c <_lseek_r+0x20>)
 8006f10:	4604      	mov	r4, r0
 8006f12:	4608      	mov	r0, r1
 8006f14:	4611      	mov	r1, r2
 8006f16:	2200      	movs	r2, #0
 8006f18:	602a      	str	r2, [r5, #0]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f7fa fdf3 	bl	8001b06 <_lseek>
 8006f20:	1c43      	adds	r3, r0, #1
 8006f22:	d102      	bne.n	8006f2a <_lseek_r+0x1e>
 8006f24:	682b      	ldr	r3, [r5, #0]
 8006f26:	b103      	cbz	r3, 8006f2a <_lseek_r+0x1e>
 8006f28:	6023      	str	r3, [r4, #0]
 8006f2a:	bd38      	pop	{r3, r4, r5, pc}
 8006f2c:	20004644 	.word	0x20004644

08006f30 <_read_r>:
 8006f30:	b538      	push	{r3, r4, r5, lr}
 8006f32:	4d07      	ldr	r5, [pc, #28]	@ (8006f50 <_read_r+0x20>)
 8006f34:	4604      	mov	r4, r0
 8006f36:	4608      	mov	r0, r1
 8006f38:	4611      	mov	r1, r2
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	602a      	str	r2, [r5, #0]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f7fa fd81 	bl	8001a46 <_read>
 8006f44:	1c43      	adds	r3, r0, #1
 8006f46:	d102      	bne.n	8006f4e <_read_r+0x1e>
 8006f48:	682b      	ldr	r3, [r5, #0]
 8006f4a:	b103      	cbz	r3, 8006f4e <_read_r+0x1e>
 8006f4c:	6023      	str	r3, [r4, #0]
 8006f4e:	bd38      	pop	{r3, r4, r5, pc}
 8006f50:	20004644 	.word	0x20004644

08006f54 <_write_r>:
 8006f54:	b538      	push	{r3, r4, r5, lr}
 8006f56:	4d07      	ldr	r5, [pc, #28]	@ (8006f74 <_write_r+0x20>)
 8006f58:	4604      	mov	r4, r0
 8006f5a:	4608      	mov	r0, r1
 8006f5c:	4611      	mov	r1, r2
 8006f5e:	2200      	movs	r2, #0
 8006f60:	602a      	str	r2, [r5, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	f7fa fd8c 	bl	8001a80 <_write>
 8006f68:	1c43      	adds	r3, r0, #1
 8006f6a:	d102      	bne.n	8006f72 <_write_r+0x1e>
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	b103      	cbz	r3, 8006f72 <_write_r+0x1e>
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	bd38      	pop	{r3, r4, r5, pc}
 8006f74:	20004644 	.word	0x20004644

08006f78 <__errno>:
 8006f78:	4b01      	ldr	r3, [pc, #4]	@ (8006f80 <__errno+0x8>)
 8006f7a:	6818      	ldr	r0, [r3, #0]
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	2000001c 	.word	0x2000001c

08006f84 <__libc_init_array>:
 8006f84:	b570      	push	{r4, r5, r6, lr}
 8006f86:	4d0d      	ldr	r5, [pc, #52]	@ (8006fbc <__libc_init_array+0x38>)
 8006f88:	4c0d      	ldr	r4, [pc, #52]	@ (8006fc0 <__libc_init_array+0x3c>)
 8006f8a:	1b64      	subs	r4, r4, r5
 8006f8c:	10a4      	asrs	r4, r4, #2
 8006f8e:	2600      	movs	r6, #0
 8006f90:	42a6      	cmp	r6, r4
 8006f92:	d109      	bne.n	8006fa8 <__libc_init_array+0x24>
 8006f94:	4d0b      	ldr	r5, [pc, #44]	@ (8006fc4 <__libc_init_array+0x40>)
 8006f96:	4c0c      	ldr	r4, [pc, #48]	@ (8006fc8 <__libc_init_array+0x44>)
 8006f98:	f002 f868 	bl	800906c <_init>
 8006f9c:	1b64      	subs	r4, r4, r5
 8006f9e:	10a4      	asrs	r4, r4, #2
 8006fa0:	2600      	movs	r6, #0
 8006fa2:	42a6      	cmp	r6, r4
 8006fa4:	d105      	bne.n	8006fb2 <__libc_init_array+0x2e>
 8006fa6:	bd70      	pop	{r4, r5, r6, pc}
 8006fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fac:	4798      	blx	r3
 8006fae:	3601      	adds	r6, #1
 8006fb0:	e7ee      	b.n	8006f90 <__libc_init_array+0xc>
 8006fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fb6:	4798      	blx	r3
 8006fb8:	3601      	adds	r6, #1
 8006fba:	e7f2      	b.n	8006fa2 <__libc_init_array+0x1e>
 8006fbc:	08009614 	.word	0x08009614
 8006fc0:	08009614 	.word	0x08009614
 8006fc4:	08009614 	.word	0x08009614
 8006fc8:	08009618 	.word	0x08009618

08006fcc <__retarget_lock_init_recursive>:
 8006fcc:	4770      	bx	lr

08006fce <__retarget_lock_acquire_recursive>:
 8006fce:	4770      	bx	lr

08006fd0 <__retarget_lock_release_recursive>:
 8006fd0:	4770      	bx	lr

08006fd2 <memcpy>:
 8006fd2:	440a      	add	r2, r1
 8006fd4:	4291      	cmp	r1, r2
 8006fd6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006fda:	d100      	bne.n	8006fde <memcpy+0xc>
 8006fdc:	4770      	bx	lr
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe8:	4291      	cmp	r1, r2
 8006fea:	d1f9      	bne.n	8006fe0 <memcpy+0xe>
 8006fec:	bd10      	pop	{r4, pc}

08006fee <quorem>:
 8006fee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff2:	6903      	ldr	r3, [r0, #16]
 8006ff4:	690c      	ldr	r4, [r1, #16]
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	4607      	mov	r7, r0
 8006ffa:	db7e      	blt.n	80070fa <quorem+0x10c>
 8006ffc:	3c01      	subs	r4, #1
 8006ffe:	f101 0814 	add.w	r8, r1, #20
 8007002:	00a3      	lsls	r3, r4, #2
 8007004:	f100 0514 	add.w	r5, r0, #20
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800700e:	9301      	str	r3, [sp, #4]
 8007010:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007014:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007018:	3301      	adds	r3, #1
 800701a:	429a      	cmp	r2, r3
 800701c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007020:	fbb2 f6f3 	udiv	r6, r2, r3
 8007024:	d32e      	bcc.n	8007084 <quorem+0x96>
 8007026:	f04f 0a00 	mov.w	sl, #0
 800702a:	46c4      	mov	ip, r8
 800702c:	46ae      	mov	lr, r5
 800702e:	46d3      	mov	fp, sl
 8007030:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007034:	b298      	uxth	r0, r3
 8007036:	fb06 a000 	mla	r0, r6, r0, sl
 800703a:	0c02      	lsrs	r2, r0, #16
 800703c:	0c1b      	lsrs	r3, r3, #16
 800703e:	fb06 2303 	mla	r3, r6, r3, r2
 8007042:	f8de 2000 	ldr.w	r2, [lr]
 8007046:	b280      	uxth	r0, r0
 8007048:	b292      	uxth	r2, r2
 800704a:	1a12      	subs	r2, r2, r0
 800704c:	445a      	add	r2, fp
 800704e:	f8de 0000 	ldr.w	r0, [lr]
 8007052:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007056:	b29b      	uxth	r3, r3
 8007058:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800705c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007060:	b292      	uxth	r2, r2
 8007062:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007066:	45e1      	cmp	r9, ip
 8007068:	f84e 2b04 	str.w	r2, [lr], #4
 800706c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007070:	d2de      	bcs.n	8007030 <quorem+0x42>
 8007072:	9b00      	ldr	r3, [sp, #0]
 8007074:	58eb      	ldr	r3, [r5, r3]
 8007076:	b92b      	cbnz	r3, 8007084 <quorem+0x96>
 8007078:	9b01      	ldr	r3, [sp, #4]
 800707a:	3b04      	subs	r3, #4
 800707c:	429d      	cmp	r5, r3
 800707e:	461a      	mov	r2, r3
 8007080:	d32f      	bcc.n	80070e2 <quorem+0xf4>
 8007082:	613c      	str	r4, [r7, #16]
 8007084:	4638      	mov	r0, r7
 8007086:	f001 f97d 	bl	8008384 <__mcmp>
 800708a:	2800      	cmp	r0, #0
 800708c:	db25      	blt.n	80070da <quorem+0xec>
 800708e:	4629      	mov	r1, r5
 8007090:	2000      	movs	r0, #0
 8007092:	f858 2b04 	ldr.w	r2, [r8], #4
 8007096:	f8d1 c000 	ldr.w	ip, [r1]
 800709a:	fa1f fe82 	uxth.w	lr, r2
 800709e:	fa1f f38c 	uxth.w	r3, ip
 80070a2:	eba3 030e 	sub.w	r3, r3, lr
 80070a6:	4403      	add	r3, r0
 80070a8:	0c12      	lsrs	r2, r2, #16
 80070aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80070ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070b8:	45c1      	cmp	r9, r8
 80070ba:	f841 3b04 	str.w	r3, [r1], #4
 80070be:	ea4f 4022 	mov.w	r0, r2, asr #16
 80070c2:	d2e6      	bcs.n	8007092 <quorem+0xa4>
 80070c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070cc:	b922      	cbnz	r2, 80070d8 <quorem+0xea>
 80070ce:	3b04      	subs	r3, #4
 80070d0:	429d      	cmp	r5, r3
 80070d2:	461a      	mov	r2, r3
 80070d4:	d30b      	bcc.n	80070ee <quorem+0x100>
 80070d6:	613c      	str	r4, [r7, #16]
 80070d8:	3601      	adds	r6, #1
 80070da:	4630      	mov	r0, r6
 80070dc:	b003      	add	sp, #12
 80070de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e2:	6812      	ldr	r2, [r2, #0]
 80070e4:	3b04      	subs	r3, #4
 80070e6:	2a00      	cmp	r2, #0
 80070e8:	d1cb      	bne.n	8007082 <quorem+0x94>
 80070ea:	3c01      	subs	r4, #1
 80070ec:	e7c6      	b.n	800707c <quorem+0x8e>
 80070ee:	6812      	ldr	r2, [r2, #0]
 80070f0:	3b04      	subs	r3, #4
 80070f2:	2a00      	cmp	r2, #0
 80070f4:	d1ef      	bne.n	80070d6 <quorem+0xe8>
 80070f6:	3c01      	subs	r4, #1
 80070f8:	e7ea      	b.n	80070d0 <quorem+0xe2>
 80070fa:	2000      	movs	r0, #0
 80070fc:	e7ee      	b.n	80070dc <quorem+0xee>
	...

08007100 <_dtoa_r>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	69c7      	ldr	r7, [r0, #28]
 8007106:	b097      	sub	sp, #92	@ 0x5c
 8007108:	ed8d 0b04 	vstr	d0, [sp, #16]
 800710c:	ec55 4b10 	vmov	r4, r5, d0
 8007110:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007112:	9107      	str	r1, [sp, #28]
 8007114:	4681      	mov	r9, r0
 8007116:	920c      	str	r2, [sp, #48]	@ 0x30
 8007118:	9311      	str	r3, [sp, #68]	@ 0x44
 800711a:	b97f      	cbnz	r7, 800713c <_dtoa_r+0x3c>
 800711c:	2010      	movs	r0, #16
 800711e:	f000 fe09 	bl	8007d34 <malloc>
 8007122:	4602      	mov	r2, r0
 8007124:	f8c9 001c 	str.w	r0, [r9, #28]
 8007128:	b920      	cbnz	r0, 8007134 <_dtoa_r+0x34>
 800712a:	4ba9      	ldr	r3, [pc, #676]	@ (80073d0 <_dtoa_r+0x2d0>)
 800712c:	21ef      	movs	r1, #239	@ 0xef
 800712e:	48a9      	ldr	r0, [pc, #676]	@ (80073d4 <_dtoa_r+0x2d4>)
 8007130:	f001 fc5e 	bl	80089f0 <__assert_func>
 8007134:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007138:	6007      	str	r7, [r0, #0]
 800713a:	60c7      	str	r7, [r0, #12]
 800713c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007140:	6819      	ldr	r1, [r3, #0]
 8007142:	b159      	cbz	r1, 800715c <_dtoa_r+0x5c>
 8007144:	685a      	ldr	r2, [r3, #4]
 8007146:	604a      	str	r2, [r1, #4]
 8007148:	2301      	movs	r3, #1
 800714a:	4093      	lsls	r3, r2
 800714c:	608b      	str	r3, [r1, #8]
 800714e:	4648      	mov	r0, r9
 8007150:	f000 fee6 	bl	8007f20 <_Bfree>
 8007154:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007158:	2200      	movs	r2, #0
 800715a:	601a      	str	r2, [r3, #0]
 800715c:	1e2b      	subs	r3, r5, #0
 800715e:	bfb9      	ittee	lt
 8007160:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007164:	9305      	strlt	r3, [sp, #20]
 8007166:	2300      	movge	r3, #0
 8007168:	6033      	strge	r3, [r6, #0]
 800716a:	9f05      	ldr	r7, [sp, #20]
 800716c:	4b9a      	ldr	r3, [pc, #616]	@ (80073d8 <_dtoa_r+0x2d8>)
 800716e:	bfbc      	itt	lt
 8007170:	2201      	movlt	r2, #1
 8007172:	6032      	strlt	r2, [r6, #0]
 8007174:	43bb      	bics	r3, r7
 8007176:	d112      	bne.n	800719e <_dtoa_r+0x9e>
 8007178:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800717a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800717e:	6013      	str	r3, [r2, #0]
 8007180:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007184:	4323      	orrs	r3, r4
 8007186:	f000 855a 	beq.w	8007c3e <_dtoa_r+0xb3e>
 800718a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800718c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80073ec <_dtoa_r+0x2ec>
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 855c 	beq.w	8007c4e <_dtoa_r+0xb4e>
 8007196:	f10a 0303 	add.w	r3, sl, #3
 800719a:	f000 bd56 	b.w	8007c4a <_dtoa_r+0xb4a>
 800719e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80071a2:	2200      	movs	r2, #0
 80071a4:	ec51 0b17 	vmov	r0, r1, d7
 80071a8:	2300      	movs	r3, #0
 80071aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80071ae:	f7f9 fc93 	bl	8000ad8 <__aeabi_dcmpeq>
 80071b2:	4680      	mov	r8, r0
 80071b4:	b158      	cbz	r0, 80071ce <_dtoa_r+0xce>
 80071b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80071b8:	2301      	movs	r3, #1
 80071ba:	6013      	str	r3, [r2, #0]
 80071bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071be:	b113      	cbz	r3, 80071c6 <_dtoa_r+0xc6>
 80071c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80071c2:	4b86      	ldr	r3, [pc, #536]	@ (80073dc <_dtoa_r+0x2dc>)
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80073f0 <_dtoa_r+0x2f0>
 80071ca:	f000 bd40 	b.w	8007c4e <_dtoa_r+0xb4e>
 80071ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80071d2:	aa14      	add	r2, sp, #80	@ 0x50
 80071d4:	a915      	add	r1, sp, #84	@ 0x54
 80071d6:	4648      	mov	r0, r9
 80071d8:	f001 f984 	bl	80084e4 <__d2b>
 80071dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80071e0:	9002      	str	r0, [sp, #8]
 80071e2:	2e00      	cmp	r6, #0
 80071e4:	d078      	beq.n	80072d8 <_dtoa_r+0x1d8>
 80071e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80071ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80071f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007200:	4619      	mov	r1, r3
 8007202:	2200      	movs	r2, #0
 8007204:	4b76      	ldr	r3, [pc, #472]	@ (80073e0 <_dtoa_r+0x2e0>)
 8007206:	f7f9 f847 	bl	8000298 <__aeabi_dsub>
 800720a:	a36b      	add	r3, pc, #428	@ (adr r3, 80073b8 <_dtoa_r+0x2b8>)
 800720c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007210:	f7f9 f9fa 	bl	8000608 <__aeabi_dmul>
 8007214:	a36a      	add	r3, pc, #424	@ (adr r3, 80073c0 <_dtoa_r+0x2c0>)
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f7f9 f83f 	bl	800029c <__adddf3>
 800721e:	4604      	mov	r4, r0
 8007220:	4630      	mov	r0, r6
 8007222:	460d      	mov	r5, r1
 8007224:	f7f9 f986 	bl	8000534 <__aeabi_i2d>
 8007228:	a367      	add	r3, pc, #412	@ (adr r3, 80073c8 <_dtoa_r+0x2c8>)
 800722a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722e:	f7f9 f9eb 	bl	8000608 <__aeabi_dmul>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4620      	mov	r0, r4
 8007238:	4629      	mov	r1, r5
 800723a:	f7f9 f82f 	bl	800029c <__adddf3>
 800723e:	4604      	mov	r4, r0
 8007240:	460d      	mov	r5, r1
 8007242:	f7f9 fc91 	bl	8000b68 <__aeabi_d2iz>
 8007246:	2200      	movs	r2, #0
 8007248:	4607      	mov	r7, r0
 800724a:	2300      	movs	r3, #0
 800724c:	4620      	mov	r0, r4
 800724e:	4629      	mov	r1, r5
 8007250:	f7f9 fc4c 	bl	8000aec <__aeabi_dcmplt>
 8007254:	b140      	cbz	r0, 8007268 <_dtoa_r+0x168>
 8007256:	4638      	mov	r0, r7
 8007258:	f7f9 f96c 	bl	8000534 <__aeabi_i2d>
 800725c:	4622      	mov	r2, r4
 800725e:	462b      	mov	r3, r5
 8007260:	f7f9 fc3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007264:	b900      	cbnz	r0, 8007268 <_dtoa_r+0x168>
 8007266:	3f01      	subs	r7, #1
 8007268:	2f16      	cmp	r7, #22
 800726a:	d852      	bhi.n	8007312 <_dtoa_r+0x212>
 800726c:	4b5d      	ldr	r3, [pc, #372]	@ (80073e4 <_dtoa_r+0x2e4>)
 800726e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007276:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800727a:	f7f9 fc37 	bl	8000aec <__aeabi_dcmplt>
 800727e:	2800      	cmp	r0, #0
 8007280:	d049      	beq.n	8007316 <_dtoa_r+0x216>
 8007282:	3f01      	subs	r7, #1
 8007284:	2300      	movs	r3, #0
 8007286:	9310      	str	r3, [sp, #64]	@ 0x40
 8007288:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800728a:	1b9b      	subs	r3, r3, r6
 800728c:	1e5a      	subs	r2, r3, #1
 800728e:	bf45      	ittet	mi
 8007290:	f1c3 0301 	rsbmi	r3, r3, #1
 8007294:	9300      	strmi	r3, [sp, #0]
 8007296:	2300      	movpl	r3, #0
 8007298:	2300      	movmi	r3, #0
 800729a:	9206      	str	r2, [sp, #24]
 800729c:	bf54      	ite	pl
 800729e:	9300      	strpl	r3, [sp, #0]
 80072a0:	9306      	strmi	r3, [sp, #24]
 80072a2:	2f00      	cmp	r7, #0
 80072a4:	db39      	blt.n	800731a <_dtoa_r+0x21a>
 80072a6:	9b06      	ldr	r3, [sp, #24]
 80072a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80072aa:	443b      	add	r3, r7
 80072ac:	9306      	str	r3, [sp, #24]
 80072ae:	2300      	movs	r3, #0
 80072b0:	9308      	str	r3, [sp, #32]
 80072b2:	9b07      	ldr	r3, [sp, #28]
 80072b4:	2b09      	cmp	r3, #9
 80072b6:	d863      	bhi.n	8007380 <_dtoa_r+0x280>
 80072b8:	2b05      	cmp	r3, #5
 80072ba:	bfc4      	itt	gt
 80072bc:	3b04      	subgt	r3, #4
 80072be:	9307      	strgt	r3, [sp, #28]
 80072c0:	9b07      	ldr	r3, [sp, #28]
 80072c2:	f1a3 0302 	sub.w	r3, r3, #2
 80072c6:	bfcc      	ite	gt
 80072c8:	2400      	movgt	r4, #0
 80072ca:	2401      	movle	r4, #1
 80072cc:	2b03      	cmp	r3, #3
 80072ce:	d863      	bhi.n	8007398 <_dtoa_r+0x298>
 80072d0:	e8df f003 	tbb	[pc, r3]
 80072d4:	2b375452 	.word	0x2b375452
 80072d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80072dc:	441e      	add	r6, r3
 80072de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	bfc1      	itttt	gt
 80072e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80072ea:	409f      	lslgt	r7, r3
 80072ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80072f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80072f4:	bfd6      	itet	le
 80072f6:	f1c3 0320 	rsble	r3, r3, #32
 80072fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80072fe:	fa04 f003 	lslle.w	r0, r4, r3
 8007302:	f7f9 f907 	bl	8000514 <__aeabi_ui2d>
 8007306:	2201      	movs	r2, #1
 8007308:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800730c:	3e01      	subs	r6, #1
 800730e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007310:	e776      	b.n	8007200 <_dtoa_r+0x100>
 8007312:	2301      	movs	r3, #1
 8007314:	e7b7      	b.n	8007286 <_dtoa_r+0x186>
 8007316:	9010      	str	r0, [sp, #64]	@ 0x40
 8007318:	e7b6      	b.n	8007288 <_dtoa_r+0x188>
 800731a:	9b00      	ldr	r3, [sp, #0]
 800731c:	1bdb      	subs	r3, r3, r7
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	427b      	negs	r3, r7
 8007322:	9308      	str	r3, [sp, #32]
 8007324:	2300      	movs	r3, #0
 8007326:	930d      	str	r3, [sp, #52]	@ 0x34
 8007328:	e7c3      	b.n	80072b2 <_dtoa_r+0x1b2>
 800732a:	2301      	movs	r3, #1
 800732c:	9309      	str	r3, [sp, #36]	@ 0x24
 800732e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007330:	eb07 0b03 	add.w	fp, r7, r3
 8007334:	f10b 0301 	add.w	r3, fp, #1
 8007338:	2b01      	cmp	r3, #1
 800733a:	9303      	str	r3, [sp, #12]
 800733c:	bfb8      	it	lt
 800733e:	2301      	movlt	r3, #1
 8007340:	e006      	b.n	8007350 <_dtoa_r+0x250>
 8007342:	2301      	movs	r3, #1
 8007344:	9309      	str	r3, [sp, #36]	@ 0x24
 8007346:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007348:	2b00      	cmp	r3, #0
 800734a:	dd28      	ble.n	800739e <_dtoa_r+0x29e>
 800734c:	469b      	mov	fp, r3
 800734e:	9303      	str	r3, [sp, #12]
 8007350:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007354:	2100      	movs	r1, #0
 8007356:	2204      	movs	r2, #4
 8007358:	f102 0514 	add.w	r5, r2, #20
 800735c:	429d      	cmp	r5, r3
 800735e:	d926      	bls.n	80073ae <_dtoa_r+0x2ae>
 8007360:	6041      	str	r1, [r0, #4]
 8007362:	4648      	mov	r0, r9
 8007364:	f000 fd9c 	bl	8007ea0 <_Balloc>
 8007368:	4682      	mov	sl, r0
 800736a:	2800      	cmp	r0, #0
 800736c:	d142      	bne.n	80073f4 <_dtoa_r+0x2f4>
 800736e:	4b1e      	ldr	r3, [pc, #120]	@ (80073e8 <_dtoa_r+0x2e8>)
 8007370:	4602      	mov	r2, r0
 8007372:	f240 11af 	movw	r1, #431	@ 0x1af
 8007376:	e6da      	b.n	800712e <_dtoa_r+0x2e>
 8007378:	2300      	movs	r3, #0
 800737a:	e7e3      	b.n	8007344 <_dtoa_r+0x244>
 800737c:	2300      	movs	r3, #0
 800737e:	e7d5      	b.n	800732c <_dtoa_r+0x22c>
 8007380:	2401      	movs	r4, #1
 8007382:	2300      	movs	r3, #0
 8007384:	9307      	str	r3, [sp, #28]
 8007386:	9409      	str	r4, [sp, #36]	@ 0x24
 8007388:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800738c:	2200      	movs	r2, #0
 800738e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007392:	2312      	movs	r3, #18
 8007394:	920c      	str	r2, [sp, #48]	@ 0x30
 8007396:	e7db      	b.n	8007350 <_dtoa_r+0x250>
 8007398:	2301      	movs	r3, #1
 800739a:	9309      	str	r3, [sp, #36]	@ 0x24
 800739c:	e7f4      	b.n	8007388 <_dtoa_r+0x288>
 800739e:	f04f 0b01 	mov.w	fp, #1
 80073a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80073a6:	465b      	mov	r3, fp
 80073a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80073ac:	e7d0      	b.n	8007350 <_dtoa_r+0x250>
 80073ae:	3101      	adds	r1, #1
 80073b0:	0052      	lsls	r2, r2, #1
 80073b2:	e7d1      	b.n	8007358 <_dtoa_r+0x258>
 80073b4:	f3af 8000 	nop.w
 80073b8:	636f4361 	.word	0x636f4361
 80073bc:	3fd287a7 	.word	0x3fd287a7
 80073c0:	8b60c8b3 	.word	0x8b60c8b3
 80073c4:	3fc68a28 	.word	0x3fc68a28
 80073c8:	509f79fb 	.word	0x509f79fb
 80073cc:	3fd34413 	.word	0x3fd34413
 80073d0:	080092d5 	.word	0x080092d5
 80073d4:	080092ec 	.word	0x080092ec
 80073d8:	7ff00000 	.word	0x7ff00000
 80073dc:	080092a5 	.word	0x080092a5
 80073e0:	3ff80000 	.word	0x3ff80000
 80073e4:	08009440 	.word	0x08009440
 80073e8:	08009344 	.word	0x08009344
 80073ec:	080092d1 	.word	0x080092d1
 80073f0:	080092a4 	.word	0x080092a4
 80073f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073f8:	6018      	str	r0, [r3, #0]
 80073fa:	9b03      	ldr	r3, [sp, #12]
 80073fc:	2b0e      	cmp	r3, #14
 80073fe:	f200 80a1 	bhi.w	8007544 <_dtoa_r+0x444>
 8007402:	2c00      	cmp	r4, #0
 8007404:	f000 809e 	beq.w	8007544 <_dtoa_r+0x444>
 8007408:	2f00      	cmp	r7, #0
 800740a:	dd33      	ble.n	8007474 <_dtoa_r+0x374>
 800740c:	4b9c      	ldr	r3, [pc, #624]	@ (8007680 <_dtoa_r+0x580>)
 800740e:	f007 020f 	and.w	r2, r7, #15
 8007412:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007416:	ed93 7b00 	vldr	d7, [r3]
 800741a:	05f8      	lsls	r0, r7, #23
 800741c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007420:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007424:	d516      	bpl.n	8007454 <_dtoa_r+0x354>
 8007426:	4b97      	ldr	r3, [pc, #604]	@ (8007684 <_dtoa_r+0x584>)
 8007428:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800742c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007430:	f7f9 fa14 	bl	800085c <__aeabi_ddiv>
 8007434:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007438:	f004 040f 	and.w	r4, r4, #15
 800743c:	2603      	movs	r6, #3
 800743e:	4d91      	ldr	r5, [pc, #580]	@ (8007684 <_dtoa_r+0x584>)
 8007440:	b954      	cbnz	r4, 8007458 <_dtoa_r+0x358>
 8007442:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007446:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800744a:	f7f9 fa07 	bl	800085c <__aeabi_ddiv>
 800744e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007452:	e028      	b.n	80074a6 <_dtoa_r+0x3a6>
 8007454:	2602      	movs	r6, #2
 8007456:	e7f2      	b.n	800743e <_dtoa_r+0x33e>
 8007458:	07e1      	lsls	r1, r4, #31
 800745a:	d508      	bpl.n	800746e <_dtoa_r+0x36e>
 800745c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007460:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007464:	f7f9 f8d0 	bl	8000608 <__aeabi_dmul>
 8007468:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800746c:	3601      	adds	r6, #1
 800746e:	1064      	asrs	r4, r4, #1
 8007470:	3508      	adds	r5, #8
 8007472:	e7e5      	b.n	8007440 <_dtoa_r+0x340>
 8007474:	f000 80af 	beq.w	80075d6 <_dtoa_r+0x4d6>
 8007478:	427c      	negs	r4, r7
 800747a:	4b81      	ldr	r3, [pc, #516]	@ (8007680 <_dtoa_r+0x580>)
 800747c:	4d81      	ldr	r5, [pc, #516]	@ (8007684 <_dtoa_r+0x584>)
 800747e:	f004 020f 	and.w	r2, r4, #15
 8007482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800748e:	f7f9 f8bb 	bl	8000608 <__aeabi_dmul>
 8007492:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007496:	1124      	asrs	r4, r4, #4
 8007498:	2300      	movs	r3, #0
 800749a:	2602      	movs	r6, #2
 800749c:	2c00      	cmp	r4, #0
 800749e:	f040 808f 	bne.w	80075c0 <_dtoa_r+0x4c0>
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1d3      	bne.n	800744e <_dtoa_r+0x34e>
 80074a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 8094 	beq.w	80075da <_dtoa_r+0x4da>
 80074b2:	4b75      	ldr	r3, [pc, #468]	@ (8007688 <_dtoa_r+0x588>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	4620      	mov	r0, r4
 80074b8:	4629      	mov	r1, r5
 80074ba:	f7f9 fb17 	bl	8000aec <__aeabi_dcmplt>
 80074be:	2800      	cmp	r0, #0
 80074c0:	f000 808b 	beq.w	80075da <_dtoa_r+0x4da>
 80074c4:	9b03      	ldr	r3, [sp, #12]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 8087 	beq.w	80075da <_dtoa_r+0x4da>
 80074cc:	f1bb 0f00 	cmp.w	fp, #0
 80074d0:	dd34      	ble.n	800753c <_dtoa_r+0x43c>
 80074d2:	4620      	mov	r0, r4
 80074d4:	4b6d      	ldr	r3, [pc, #436]	@ (800768c <_dtoa_r+0x58c>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	4629      	mov	r1, r5
 80074da:	f7f9 f895 	bl	8000608 <__aeabi_dmul>
 80074de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80074e6:	3601      	adds	r6, #1
 80074e8:	465c      	mov	r4, fp
 80074ea:	4630      	mov	r0, r6
 80074ec:	f7f9 f822 	bl	8000534 <__aeabi_i2d>
 80074f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f4:	f7f9 f888 	bl	8000608 <__aeabi_dmul>
 80074f8:	4b65      	ldr	r3, [pc, #404]	@ (8007690 <_dtoa_r+0x590>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	f7f8 fece 	bl	800029c <__adddf3>
 8007500:	4605      	mov	r5, r0
 8007502:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007506:	2c00      	cmp	r4, #0
 8007508:	d16a      	bne.n	80075e0 <_dtoa_r+0x4e0>
 800750a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800750e:	4b61      	ldr	r3, [pc, #388]	@ (8007694 <_dtoa_r+0x594>)
 8007510:	2200      	movs	r2, #0
 8007512:	f7f8 fec1 	bl	8000298 <__aeabi_dsub>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800751e:	462a      	mov	r2, r5
 8007520:	4633      	mov	r3, r6
 8007522:	f7f9 fb01 	bl	8000b28 <__aeabi_dcmpgt>
 8007526:	2800      	cmp	r0, #0
 8007528:	f040 8298 	bne.w	8007a5c <_dtoa_r+0x95c>
 800752c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007530:	462a      	mov	r2, r5
 8007532:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007536:	f7f9 fad9 	bl	8000aec <__aeabi_dcmplt>
 800753a:	bb38      	cbnz	r0, 800758c <_dtoa_r+0x48c>
 800753c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007540:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007544:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007546:	2b00      	cmp	r3, #0
 8007548:	f2c0 8157 	blt.w	80077fa <_dtoa_r+0x6fa>
 800754c:	2f0e      	cmp	r7, #14
 800754e:	f300 8154 	bgt.w	80077fa <_dtoa_r+0x6fa>
 8007552:	4b4b      	ldr	r3, [pc, #300]	@ (8007680 <_dtoa_r+0x580>)
 8007554:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007558:	ed93 7b00 	vldr	d7, [r3]
 800755c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800755e:	2b00      	cmp	r3, #0
 8007560:	ed8d 7b00 	vstr	d7, [sp]
 8007564:	f280 80e5 	bge.w	8007732 <_dtoa_r+0x632>
 8007568:	9b03      	ldr	r3, [sp, #12]
 800756a:	2b00      	cmp	r3, #0
 800756c:	f300 80e1 	bgt.w	8007732 <_dtoa_r+0x632>
 8007570:	d10c      	bne.n	800758c <_dtoa_r+0x48c>
 8007572:	4b48      	ldr	r3, [pc, #288]	@ (8007694 <_dtoa_r+0x594>)
 8007574:	2200      	movs	r2, #0
 8007576:	ec51 0b17 	vmov	r0, r1, d7
 800757a:	f7f9 f845 	bl	8000608 <__aeabi_dmul>
 800757e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007582:	f7f9 fac7 	bl	8000b14 <__aeabi_dcmpge>
 8007586:	2800      	cmp	r0, #0
 8007588:	f000 8266 	beq.w	8007a58 <_dtoa_r+0x958>
 800758c:	2400      	movs	r4, #0
 800758e:	4625      	mov	r5, r4
 8007590:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007592:	4656      	mov	r6, sl
 8007594:	ea6f 0803 	mvn.w	r8, r3
 8007598:	2700      	movs	r7, #0
 800759a:	4621      	mov	r1, r4
 800759c:	4648      	mov	r0, r9
 800759e:	f000 fcbf 	bl	8007f20 <_Bfree>
 80075a2:	2d00      	cmp	r5, #0
 80075a4:	f000 80bd 	beq.w	8007722 <_dtoa_r+0x622>
 80075a8:	b12f      	cbz	r7, 80075b6 <_dtoa_r+0x4b6>
 80075aa:	42af      	cmp	r7, r5
 80075ac:	d003      	beq.n	80075b6 <_dtoa_r+0x4b6>
 80075ae:	4639      	mov	r1, r7
 80075b0:	4648      	mov	r0, r9
 80075b2:	f000 fcb5 	bl	8007f20 <_Bfree>
 80075b6:	4629      	mov	r1, r5
 80075b8:	4648      	mov	r0, r9
 80075ba:	f000 fcb1 	bl	8007f20 <_Bfree>
 80075be:	e0b0      	b.n	8007722 <_dtoa_r+0x622>
 80075c0:	07e2      	lsls	r2, r4, #31
 80075c2:	d505      	bpl.n	80075d0 <_dtoa_r+0x4d0>
 80075c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075c8:	f7f9 f81e 	bl	8000608 <__aeabi_dmul>
 80075cc:	3601      	adds	r6, #1
 80075ce:	2301      	movs	r3, #1
 80075d0:	1064      	asrs	r4, r4, #1
 80075d2:	3508      	adds	r5, #8
 80075d4:	e762      	b.n	800749c <_dtoa_r+0x39c>
 80075d6:	2602      	movs	r6, #2
 80075d8:	e765      	b.n	80074a6 <_dtoa_r+0x3a6>
 80075da:	9c03      	ldr	r4, [sp, #12]
 80075dc:	46b8      	mov	r8, r7
 80075de:	e784      	b.n	80074ea <_dtoa_r+0x3ea>
 80075e0:	4b27      	ldr	r3, [pc, #156]	@ (8007680 <_dtoa_r+0x580>)
 80075e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075ec:	4454      	add	r4, sl
 80075ee:	2900      	cmp	r1, #0
 80075f0:	d054      	beq.n	800769c <_dtoa_r+0x59c>
 80075f2:	4929      	ldr	r1, [pc, #164]	@ (8007698 <_dtoa_r+0x598>)
 80075f4:	2000      	movs	r0, #0
 80075f6:	f7f9 f931 	bl	800085c <__aeabi_ddiv>
 80075fa:	4633      	mov	r3, r6
 80075fc:	462a      	mov	r2, r5
 80075fe:	f7f8 fe4b 	bl	8000298 <__aeabi_dsub>
 8007602:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007606:	4656      	mov	r6, sl
 8007608:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800760c:	f7f9 faac 	bl	8000b68 <__aeabi_d2iz>
 8007610:	4605      	mov	r5, r0
 8007612:	f7f8 ff8f 	bl	8000534 <__aeabi_i2d>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800761e:	f7f8 fe3b 	bl	8000298 <__aeabi_dsub>
 8007622:	3530      	adds	r5, #48	@ 0x30
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800762c:	f806 5b01 	strb.w	r5, [r6], #1
 8007630:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007634:	f7f9 fa5a 	bl	8000aec <__aeabi_dcmplt>
 8007638:	2800      	cmp	r0, #0
 800763a:	d172      	bne.n	8007722 <_dtoa_r+0x622>
 800763c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007640:	4911      	ldr	r1, [pc, #68]	@ (8007688 <_dtoa_r+0x588>)
 8007642:	2000      	movs	r0, #0
 8007644:	f7f8 fe28 	bl	8000298 <__aeabi_dsub>
 8007648:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800764c:	f7f9 fa4e 	bl	8000aec <__aeabi_dcmplt>
 8007650:	2800      	cmp	r0, #0
 8007652:	f040 80b4 	bne.w	80077be <_dtoa_r+0x6be>
 8007656:	42a6      	cmp	r6, r4
 8007658:	f43f af70 	beq.w	800753c <_dtoa_r+0x43c>
 800765c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007660:	4b0a      	ldr	r3, [pc, #40]	@ (800768c <_dtoa_r+0x58c>)
 8007662:	2200      	movs	r2, #0
 8007664:	f7f8 ffd0 	bl	8000608 <__aeabi_dmul>
 8007668:	4b08      	ldr	r3, [pc, #32]	@ (800768c <_dtoa_r+0x58c>)
 800766a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800766e:	2200      	movs	r2, #0
 8007670:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007674:	f7f8 ffc8 	bl	8000608 <__aeabi_dmul>
 8007678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800767c:	e7c4      	b.n	8007608 <_dtoa_r+0x508>
 800767e:	bf00      	nop
 8007680:	08009440 	.word	0x08009440
 8007684:	08009418 	.word	0x08009418
 8007688:	3ff00000 	.word	0x3ff00000
 800768c:	40240000 	.word	0x40240000
 8007690:	401c0000 	.word	0x401c0000
 8007694:	40140000 	.word	0x40140000
 8007698:	3fe00000 	.word	0x3fe00000
 800769c:	4631      	mov	r1, r6
 800769e:	4628      	mov	r0, r5
 80076a0:	f7f8 ffb2 	bl	8000608 <__aeabi_dmul>
 80076a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80076a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80076aa:	4656      	mov	r6, sl
 80076ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076b0:	f7f9 fa5a 	bl	8000b68 <__aeabi_d2iz>
 80076b4:	4605      	mov	r5, r0
 80076b6:	f7f8 ff3d 	bl	8000534 <__aeabi_i2d>
 80076ba:	4602      	mov	r2, r0
 80076bc:	460b      	mov	r3, r1
 80076be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076c2:	f7f8 fde9 	bl	8000298 <__aeabi_dsub>
 80076c6:	3530      	adds	r5, #48	@ 0x30
 80076c8:	f806 5b01 	strb.w	r5, [r6], #1
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	42a6      	cmp	r6, r4
 80076d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076d6:	f04f 0200 	mov.w	r2, #0
 80076da:	d124      	bne.n	8007726 <_dtoa_r+0x626>
 80076dc:	4baf      	ldr	r3, [pc, #700]	@ (800799c <_dtoa_r+0x89c>)
 80076de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80076e2:	f7f8 fddb 	bl	800029c <__adddf3>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ee:	f7f9 fa1b 	bl	8000b28 <__aeabi_dcmpgt>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	d163      	bne.n	80077be <_dtoa_r+0x6be>
 80076f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076fa:	49a8      	ldr	r1, [pc, #672]	@ (800799c <_dtoa_r+0x89c>)
 80076fc:	2000      	movs	r0, #0
 80076fe:	f7f8 fdcb 	bl	8000298 <__aeabi_dsub>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800770a:	f7f9 f9ef 	bl	8000aec <__aeabi_dcmplt>
 800770e:	2800      	cmp	r0, #0
 8007710:	f43f af14 	beq.w	800753c <_dtoa_r+0x43c>
 8007714:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007716:	1e73      	subs	r3, r6, #1
 8007718:	9313      	str	r3, [sp, #76]	@ 0x4c
 800771a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800771e:	2b30      	cmp	r3, #48	@ 0x30
 8007720:	d0f8      	beq.n	8007714 <_dtoa_r+0x614>
 8007722:	4647      	mov	r7, r8
 8007724:	e03b      	b.n	800779e <_dtoa_r+0x69e>
 8007726:	4b9e      	ldr	r3, [pc, #632]	@ (80079a0 <_dtoa_r+0x8a0>)
 8007728:	f7f8 ff6e 	bl	8000608 <__aeabi_dmul>
 800772c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007730:	e7bc      	b.n	80076ac <_dtoa_r+0x5ac>
 8007732:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007736:	4656      	mov	r6, sl
 8007738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800773c:	4620      	mov	r0, r4
 800773e:	4629      	mov	r1, r5
 8007740:	f7f9 f88c 	bl	800085c <__aeabi_ddiv>
 8007744:	f7f9 fa10 	bl	8000b68 <__aeabi_d2iz>
 8007748:	4680      	mov	r8, r0
 800774a:	f7f8 fef3 	bl	8000534 <__aeabi_i2d>
 800774e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007752:	f7f8 ff59 	bl	8000608 <__aeabi_dmul>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4620      	mov	r0, r4
 800775c:	4629      	mov	r1, r5
 800775e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007762:	f7f8 fd99 	bl	8000298 <__aeabi_dsub>
 8007766:	f806 4b01 	strb.w	r4, [r6], #1
 800776a:	9d03      	ldr	r5, [sp, #12]
 800776c:	eba6 040a 	sub.w	r4, r6, sl
 8007770:	42a5      	cmp	r5, r4
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	d133      	bne.n	80077e0 <_dtoa_r+0x6e0>
 8007778:	f7f8 fd90 	bl	800029c <__adddf3>
 800777c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007780:	4604      	mov	r4, r0
 8007782:	460d      	mov	r5, r1
 8007784:	f7f9 f9d0 	bl	8000b28 <__aeabi_dcmpgt>
 8007788:	b9c0      	cbnz	r0, 80077bc <_dtoa_r+0x6bc>
 800778a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800778e:	4620      	mov	r0, r4
 8007790:	4629      	mov	r1, r5
 8007792:	f7f9 f9a1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007796:	b110      	cbz	r0, 800779e <_dtoa_r+0x69e>
 8007798:	f018 0f01 	tst.w	r8, #1
 800779c:	d10e      	bne.n	80077bc <_dtoa_r+0x6bc>
 800779e:	9902      	ldr	r1, [sp, #8]
 80077a0:	4648      	mov	r0, r9
 80077a2:	f000 fbbd 	bl	8007f20 <_Bfree>
 80077a6:	2300      	movs	r3, #0
 80077a8:	7033      	strb	r3, [r6, #0]
 80077aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077ac:	3701      	adds	r7, #1
 80077ae:	601f      	str	r7, [r3, #0]
 80077b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	f000 824b 	beq.w	8007c4e <_dtoa_r+0xb4e>
 80077b8:	601e      	str	r6, [r3, #0]
 80077ba:	e248      	b.n	8007c4e <_dtoa_r+0xb4e>
 80077bc:	46b8      	mov	r8, r7
 80077be:	4633      	mov	r3, r6
 80077c0:	461e      	mov	r6, r3
 80077c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077c6:	2a39      	cmp	r2, #57	@ 0x39
 80077c8:	d106      	bne.n	80077d8 <_dtoa_r+0x6d8>
 80077ca:	459a      	cmp	sl, r3
 80077cc:	d1f8      	bne.n	80077c0 <_dtoa_r+0x6c0>
 80077ce:	2230      	movs	r2, #48	@ 0x30
 80077d0:	f108 0801 	add.w	r8, r8, #1
 80077d4:	f88a 2000 	strb.w	r2, [sl]
 80077d8:	781a      	ldrb	r2, [r3, #0]
 80077da:	3201      	adds	r2, #1
 80077dc:	701a      	strb	r2, [r3, #0]
 80077de:	e7a0      	b.n	8007722 <_dtoa_r+0x622>
 80077e0:	4b6f      	ldr	r3, [pc, #444]	@ (80079a0 <_dtoa_r+0x8a0>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	f7f8 ff10 	bl	8000608 <__aeabi_dmul>
 80077e8:	2200      	movs	r2, #0
 80077ea:	2300      	movs	r3, #0
 80077ec:	4604      	mov	r4, r0
 80077ee:	460d      	mov	r5, r1
 80077f0:	f7f9 f972 	bl	8000ad8 <__aeabi_dcmpeq>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d09f      	beq.n	8007738 <_dtoa_r+0x638>
 80077f8:	e7d1      	b.n	800779e <_dtoa_r+0x69e>
 80077fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077fc:	2a00      	cmp	r2, #0
 80077fe:	f000 80ea 	beq.w	80079d6 <_dtoa_r+0x8d6>
 8007802:	9a07      	ldr	r2, [sp, #28]
 8007804:	2a01      	cmp	r2, #1
 8007806:	f300 80cd 	bgt.w	80079a4 <_dtoa_r+0x8a4>
 800780a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800780c:	2a00      	cmp	r2, #0
 800780e:	f000 80c1 	beq.w	8007994 <_dtoa_r+0x894>
 8007812:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007816:	9c08      	ldr	r4, [sp, #32]
 8007818:	9e00      	ldr	r6, [sp, #0]
 800781a:	9a00      	ldr	r2, [sp, #0]
 800781c:	441a      	add	r2, r3
 800781e:	9200      	str	r2, [sp, #0]
 8007820:	9a06      	ldr	r2, [sp, #24]
 8007822:	2101      	movs	r1, #1
 8007824:	441a      	add	r2, r3
 8007826:	4648      	mov	r0, r9
 8007828:	9206      	str	r2, [sp, #24]
 800782a:	f000 fc2d 	bl	8008088 <__i2b>
 800782e:	4605      	mov	r5, r0
 8007830:	b166      	cbz	r6, 800784c <_dtoa_r+0x74c>
 8007832:	9b06      	ldr	r3, [sp, #24]
 8007834:	2b00      	cmp	r3, #0
 8007836:	dd09      	ble.n	800784c <_dtoa_r+0x74c>
 8007838:	42b3      	cmp	r3, r6
 800783a:	9a00      	ldr	r2, [sp, #0]
 800783c:	bfa8      	it	ge
 800783e:	4633      	movge	r3, r6
 8007840:	1ad2      	subs	r2, r2, r3
 8007842:	9200      	str	r2, [sp, #0]
 8007844:	9a06      	ldr	r2, [sp, #24]
 8007846:	1af6      	subs	r6, r6, r3
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	9306      	str	r3, [sp, #24]
 800784c:	9b08      	ldr	r3, [sp, #32]
 800784e:	b30b      	cbz	r3, 8007894 <_dtoa_r+0x794>
 8007850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 80c6 	beq.w	80079e4 <_dtoa_r+0x8e4>
 8007858:	2c00      	cmp	r4, #0
 800785a:	f000 80c0 	beq.w	80079de <_dtoa_r+0x8de>
 800785e:	4629      	mov	r1, r5
 8007860:	4622      	mov	r2, r4
 8007862:	4648      	mov	r0, r9
 8007864:	f000 fcc8 	bl	80081f8 <__pow5mult>
 8007868:	9a02      	ldr	r2, [sp, #8]
 800786a:	4601      	mov	r1, r0
 800786c:	4605      	mov	r5, r0
 800786e:	4648      	mov	r0, r9
 8007870:	f000 fc20 	bl	80080b4 <__multiply>
 8007874:	9902      	ldr	r1, [sp, #8]
 8007876:	4680      	mov	r8, r0
 8007878:	4648      	mov	r0, r9
 800787a:	f000 fb51 	bl	8007f20 <_Bfree>
 800787e:	9b08      	ldr	r3, [sp, #32]
 8007880:	1b1b      	subs	r3, r3, r4
 8007882:	9308      	str	r3, [sp, #32]
 8007884:	f000 80b1 	beq.w	80079ea <_dtoa_r+0x8ea>
 8007888:	9a08      	ldr	r2, [sp, #32]
 800788a:	4641      	mov	r1, r8
 800788c:	4648      	mov	r0, r9
 800788e:	f000 fcb3 	bl	80081f8 <__pow5mult>
 8007892:	9002      	str	r0, [sp, #8]
 8007894:	2101      	movs	r1, #1
 8007896:	4648      	mov	r0, r9
 8007898:	f000 fbf6 	bl	8008088 <__i2b>
 800789c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800789e:	4604      	mov	r4, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 81d8 	beq.w	8007c56 <_dtoa_r+0xb56>
 80078a6:	461a      	mov	r2, r3
 80078a8:	4601      	mov	r1, r0
 80078aa:	4648      	mov	r0, r9
 80078ac:	f000 fca4 	bl	80081f8 <__pow5mult>
 80078b0:	9b07      	ldr	r3, [sp, #28]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	4604      	mov	r4, r0
 80078b6:	f300 809f 	bgt.w	80079f8 <_dtoa_r+0x8f8>
 80078ba:	9b04      	ldr	r3, [sp, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f040 8097 	bne.w	80079f0 <_dtoa_r+0x8f0>
 80078c2:	9b05      	ldr	r3, [sp, #20]
 80078c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f040 8093 	bne.w	80079f4 <_dtoa_r+0x8f4>
 80078ce:	9b05      	ldr	r3, [sp, #20]
 80078d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80078d4:	0d1b      	lsrs	r3, r3, #20
 80078d6:	051b      	lsls	r3, r3, #20
 80078d8:	b133      	cbz	r3, 80078e8 <_dtoa_r+0x7e8>
 80078da:	9b00      	ldr	r3, [sp, #0]
 80078dc:	3301      	adds	r3, #1
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	9b06      	ldr	r3, [sp, #24]
 80078e2:	3301      	adds	r3, #1
 80078e4:	9306      	str	r3, [sp, #24]
 80078e6:	2301      	movs	r3, #1
 80078e8:	9308      	str	r3, [sp, #32]
 80078ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 81b8 	beq.w	8007c62 <_dtoa_r+0xb62>
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078f8:	6918      	ldr	r0, [r3, #16]
 80078fa:	f000 fb79 	bl	8007ff0 <__hi0bits>
 80078fe:	f1c0 0020 	rsb	r0, r0, #32
 8007902:	9b06      	ldr	r3, [sp, #24]
 8007904:	4418      	add	r0, r3
 8007906:	f010 001f 	ands.w	r0, r0, #31
 800790a:	f000 8082 	beq.w	8007a12 <_dtoa_r+0x912>
 800790e:	f1c0 0320 	rsb	r3, r0, #32
 8007912:	2b04      	cmp	r3, #4
 8007914:	dd73      	ble.n	80079fe <_dtoa_r+0x8fe>
 8007916:	9b00      	ldr	r3, [sp, #0]
 8007918:	f1c0 001c 	rsb	r0, r0, #28
 800791c:	4403      	add	r3, r0
 800791e:	9300      	str	r3, [sp, #0]
 8007920:	9b06      	ldr	r3, [sp, #24]
 8007922:	4403      	add	r3, r0
 8007924:	4406      	add	r6, r0
 8007926:	9306      	str	r3, [sp, #24]
 8007928:	9b00      	ldr	r3, [sp, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	dd05      	ble.n	800793a <_dtoa_r+0x83a>
 800792e:	9902      	ldr	r1, [sp, #8]
 8007930:	461a      	mov	r2, r3
 8007932:	4648      	mov	r0, r9
 8007934:	f000 fcba 	bl	80082ac <__lshift>
 8007938:	9002      	str	r0, [sp, #8]
 800793a:	9b06      	ldr	r3, [sp, #24]
 800793c:	2b00      	cmp	r3, #0
 800793e:	dd05      	ble.n	800794c <_dtoa_r+0x84c>
 8007940:	4621      	mov	r1, r4
 8007942:	461a      	mov	r2, r3
 8007944:	4648      	mov	r0, r9
 8007946:	f000 fcb1 	bl	80082ac <__lshift>
 800794a:	4604      	mov	r4, r0
 800794c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	d061      	beq.n	8007a16 <_dtoa_r+0x916>
 8007952:	9802      	ldr	r0, [sp, #8]
 8007954:	4621      	mov	r1, r4
 8007956:	f000 fd15 	bl	8008384 <__mcmp>
 800795a:	2800      	cmp	r0, #0
 800795c:	da5b      	bge.n	8007a16 <_dtoa_r+0x916>
 800795e:	2300      	movs	r3, #0
 8007960:	9902      	ldr	r1, [sp, #8]
 8007962:	220a      	movs	r2, #10
 8007964:	4648      	mov	r0, r9
 8007966:	f000 fafd 	bl	8007f64 <__multadd>
 800796a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800796c:	9002      	str	r0, [sp, #8]
 800796e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 8177 	beq.w	8007c66 <_dtoa_r+0xb66>
 8007978:	4629      	mov	r1, r5
 800797a:	2300      	movs	r3, #0
 800797c:	220a      	movs	r2, #10
 800797e:	4648      	mov	r0, r9
 8007980:	f000 faf0 	bl	8007f64 <__multadd>
 8007984:	f1bb 0f00 	cmp.w	fp, #0
 8007988:	4605      	mov	r5, r0
 800798a:	dc6f      	bgt.n	8007a6c <_dtoa_r+0x96c>
 800798c:	9b07      	ldr	r3, [sp, #28]
 800798e:	2b02      	cmp	r3, #2
 8007990:	dc49      	bgt.n	8007a26 <_dtoa_r+0x926>
 8007992:	e06b      	b.n	8007a6c <_dtoa_r+0x96c>
 8007994:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007996:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800799a:	e73c      	b.n	8007816 <_dtoa_r+0x716>
 800799c:	3fe00000 	.word	0x3fe00000
 80079a0:	40240000 	.word	0x40240000
 80079a4:	9b03      	ldr	r3, [sp, #12]
 80079a6:	1e5c      	subs	r4, r3, #1
 80079a8:	9b08      	ldr	r3, [sp, #32]
 80079aa:	42a3      	cmp	r3, r4
 80079ac:	db09      	blt.n	80079c2 <_dtoa_r+0x8c2>
 80079ae:	1b1c      	subs	r4, r3, r4
 80079b0:	9b03      	ldr	r3, [sp, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f6bf af30 	bge.w	8007818 <_dtoa_r+0x718>
 80079b8:	9b00      	ldr	r3, [sp, #0]
 80079ba:	9a03      	ldr	r2, [sp, #12]
 80079bc:	1a9e      	subs	r6, r3, r2
 80079be:	2300      	movs	r3, #0
 80079c0:	e72b      	b.n	800781a <_dtoa_r+0x71a>
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079c6:	9408      	str	r4, [sp, #32]
 80079c8:	1ae3      	subs	r3, r4, r3
 80079ca:	441a      	add	r2, r3
 80079cc:	9e00      	ldr	r6, [sp, #0]
 80079ce:	9b03      	ldr	r3, [sp, #12]
 80079d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80079d2:	2400      	movs	r4, #0
 80079d4:	e721      	b.n	800781a <_dtoa_r+0x71a>
 80079d6:	9c08      	ldr	r4, [sp, #32]
 80079d8:	9e00      	ldr	r6, [sp, #0]
 80079da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80079dc:	e728      	b.n	8007830 <_dtoa_r+0x730>
 80079de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80079e2:	e751      	b.n	8007888 <_dtoa_r+0x788>
 80079e4:	9a08      	ldr	r2, [sp, #32]
 80079e6:	9902      	ldr	r1, [sp, #8]
 80079e8:	e750      	b.n	800788c <_dtoa_r+0x78c>
 80079ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80079ee:	e751      	b.n	8007894 <_dtoa_r+0x794>
 80079f0:	2300      	movs	r3, #0
 80079f2:	e779      	b.n	80078e8 <_dtoa_r+0x7e8>
 80079f4:	9b04      	ldr	r3, [sp, #16]
 80079f6:	e777      	b.n	80078e8 <_dtoa_r+0x7e8>
 80079f8:	2300      	movs	r3, #0
 80079fa:	9308      	str	r3, [sp, #32]
 80079fc:	e779      	b.n	80078f2 <_dtoa_r+0x7f2>
 80079fe:	d093      	beq.n	8007928 <_dtoa_r+0x828>
 8007a00:	9a00      	ldr	r2, [sp, #0]
 8007a02:	331c      	adds	r3, #28
 8007a04:	441a      	add	r2, r3
 8007a06:	9200      	str	r2, [sp, #0]
 8007a08:	9a06      	ldr	r2, [sp, #24]
 8007a0a:	441a      	add	r2, r3
 8007a0c:	441e      	add	r6, r3
 8007a0e:	9206      	str	r2, [sp, #24]
 8007a10:	e78a      	b.n	8007928 <_dtoa_r+0x828>
 8007a12:	4603      	mov	r3, r0
 8007a14:	e7f4      	b.n	8007a00 <_dtoa_r+0x900>
 8007a16:	9b03      	ldr	r3, [sp, #12]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	46b8      	mov	r8, r7
 8007a1c:	dc20      	bgt.n	8007a60 <_dtoa_r+0x960>
 8007a1e:	469b      	mov	fp, r3
 8007a20:	9b07      	ldr	r3, [sp, #28]
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	dd1e      	ble.n	8007a64 <_dtoa_r+0x964>
 8007a26:	f1bb 0f00 	cmp.w	fp, #0
 8007a2a:	f47f adb1 	bne.w	8007590 <_dtoa_r+0x490>
 8007a2e:	4621      	mov	r1, r4
 8007a30:	465b      	mov	r3, fp
 8007a32:	2205      	movs	r2, #5
 8007a34:	4648      	mov	r0, r9
 8007a36:	f000 fa95 	bl	8007f64 <__multadd>
 8007a3a:	4601      	mov	r1, r0
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	9802      	ldr	r0, [sp, #8]
 8007a40:	f000 fca0 	bl	8008384 <__mcmp>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f77f ada3 	ble.w	8007590 <_dtoa_r+0x490>
 8007a4a:	4656      	mov	r6, sl
 8007a4c:	2331      	movs	r3, #49	@ 0x31
 8007a4e:	f806 3b01 	strb.w	r3, [r6], #1
 8007a52:	f108 0801 	add.w	r8, r8, #1
 8007a56:	e59f      	b.n	8007598 <_dtoa_r+0x498>
 8007a58:	9c03      	ldr	r4, [sp, #12]
 8007a5a:	46b8      	mov	r8, r7
 8007a5c:	4625      	mov	r5, r4
 8007a5e:	e7f4      	b.n	8007a4a <_dtoa_r+0x94a>
 8007a60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 8101 	beq.w	8007c6e <_dtoa_r+0xb6e>
 8007a6c:	2e00      	cmp	r6, #0
 8007a6e:	dd05      	ble.n	8007a7c <_dtoa_r+0x97c>
 8007a70:	4629      	mov	r1, r5
 8007a72:	4632      	mov	r2, r6
 8007a74:	4648      	mov	r0, r9
 8007a76:	f000 fc19 	bl	80082ac <__lshift>
 8007a7a:	4605      	mov	r5, r0
 8007a7c:	9b08      	ldr	r3, [sp, #32]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d05c      	beq.n	8007b3c <_dtoa_r+0xa3c>
 8007a82:	6869      	ldr	r1, [r5, #4]
 8007a84:	4648      	mov	r0, r9
 8007a86:	f000 fa0b 	bl	8007ea0 <_Balloc>
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	b928      	cbnz	r0, 8007a9a <_dtoa_r+0x99a>
 8007a8e:	4b82      	ldr	r3, [pc, #520]	@ (8007c98 <_dtoa_r+0xb98>)
 8007a90:	4602      	mov	r2, r0
 8007a92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a96:	f7ff bb4a 	b.w	800712e <_dtoa_r+0x2e>
 8007a9a:	692a      	ldr	r2, [r5, #16]
 8007a9c:	3202      	adds	r2, #2
 8007a9e:	0092      	lsls	r2, r2, #2
 8007aa0:	f105 010c 	add.w	r1, r5, #12
 8007aa4:	300c      	adds	r0, #12
 8007aa6:	f7ff fa94 	bl	8006fd2 <memcpy>
 8007aaa:	2201      	movs	r2, #1
 8007aac:	4631      	mov	r1, r6
 8007aae:	4648      	mov	r0, r9
 8007ab0:	f000 fbfc 	bl	80082ac <__lshift>
 8007ab4:	f10a 0301 	add.w	r3, sl, #1
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	eb0a 030b 	add.w	r3, sl, fp
 8007abe:	9308      	str	r3, [sp, #32]
 8007ac0:	9b04      	ldr	r3, [sp, #16]
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	462f      	mov	r7, r5
 8007ac8:	9306      	str	r3, [sp, #24]
 8007aca:	4605      	mov	r5, r0
 8007acc:	9b00      	ldr	r3, [sp, #0]
 8007ace:	9802      	ldr	r0, [sp, #8]
 8007ad0:	4621      	mov	r1, r4
 8007ad2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007ad6:	f7ff fa8a 	bl	8006fee <quorem>
 8007ada:	4603      	mov	r3, r0
 8007adc:	3330      	adds	r3, #48	@ 0x30
 8007ade:	9003      	str	r0, [sp, #12]
 8007ae0:	4639      	mov	r1, r7
 8007ae2:	9802      	ldr	r0, [sp, #8]
 8007ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae6:	f000 fc4d 	bl	8008384 <__mcmp>
 8007aea:	462a      	mov	r2, r5
 8007aec:	9004      	str	r0, [sp, #16]
 8007aee:	4621      	mov	r1, r4
 8007af0:	4648      	mov	r0, r9
 8007af2:	f000 fc63 	bl	80083bc <__mdiff>
 8007af6:	68c2      	ldr	r2, [r0, #12]
 8007af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007afa:	4606      	mov	r6, r0
 8007afc:	bb02      	cbnz	r2, 8007b40 <_dtoa_r+0xa40>
 8007afe:	4601      	mov	r1, r0
 8007b00:	9802      	ldr	r0, [sp, #8]
 8007b02:	f000 fc3f 	bl	8008384 <__mcmp>
 8007b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b08:	4602      	mov	r2, r0
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b12:	f000 fa05 	bl	8007f20 <_Bfree>
 8007b16:	9b07      	ldr	r3, [sp, #28]
 8007b18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b1a:	9e00      	ldr	r6, [sp, #0]
 8007b1c:	ea42 0103 	orr.w	r1, r2, r3
 8007b20:	9b06      	ldr	r3, [sp, #24]
 8007b22:	4319      	orrs	r1, r3
 8007b24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b26:	d10d      	bne.n	8007b44 <_dtoa_r+0xa44>
 8007b28:	2b39      	cmp	r3, #57	@ 0x39
 8007b2a:	d027      	beq.n	8007b7c <_dtoa_r+0xa7c>
 8007b2c:	9a04      	ldr	r2, [sp, #16]
 8007b2e:	2a00      	cmp	r2, #0
 8007b30:	dd01      	ble.n	8007b36 <_dtoa_r+0xa36>
 8007b32:	9b03      	ldr	r3, [sp, #12]
 8007b34:	3331      	adds	r3, #49	@ 0x31
 8007b36:	f88b 3000 	strb.w	r3, [fp]
 8007b3a:	e52e      	b.n	800759a <_dtoa_r+0x49a>
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	e7b9      	b.n	8007ab4 <_dtoa_r+0x9b4>
 8007b40:	2201      	movs	r2, #1
 8007b42:	e7e2      	b.n	8007b0a <_dtoa_r+0xa0a>
 8007b44:	9904      	ldr	r1, [sp, #16]
 8007b46:	2900      	cmp	r1, #0
 8007b48:	db04      	blt.n	8007b54 <_dtoa_r+0xa54>
 8007b4a:	9807      	ldr	r0, [sp, #28]
 8007b4c:	4301      	orrs	r1, r0
 8007b4e:	9806      	ldr	r0, [sp, #24]
 8007b50:	4301      	orrs	r1, r0
 8007b52:	d120      	bne.n	8007b96 <_dtoa_r+0xa96>
 8007b54:	2a00      	cmp	r2, #0
 8007b56:	ddee      	ble.n	8007b36 <_dtoa_r+0xa36>
 8007b58:	9902      	ldr	r1, [sp, #8]
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	4648      	mov	r0, r9
 8007b60:	f000 fba4 	bl	80082ac <__lshift>
 8007b64:	4621      	mov	r1, r4
 8007b66:	9002      	str	r0, [sp, #8]
 8007b68:	f000 fc0c 	bl	8008384 <__mcmp>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	9b00      	ldr	r3, [sp, #0]
 8007b70:	dc02      	bgt.n	8007b78 <_dtoa_r+0xa78>
 8007b72:	d1e0      	bne.n	8007b36 <_dtoa_r+0xa36>
 8007b74:	07da      	lsls	r2, r3, #31
 8007b76:	d5de      	bpl.n	8007b36 <_dtoa_r+0xa36>
 8007b78:	2b39      	cmp	r3, #57	@ 0x39
 8007b7a:	d1da      	bne.n	8007b32 <_dtoa_r+0xa32>
 8007b7c:	2339      	movs	r3, #57	@ 0x39
 8007b7e:	f88b 3000 	strb.w	r3, [fp]
 8007b82:	4633      	mov	r3, r6
 8007b84:	461e      	mov	r6, r3
 8007b86:	3b01      	subs	r3, #1
 8007b88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b8c:	2a39      	cmp	r2, #57	@ 0x39
 8007b8e:	d04e      	beq.n	8007c2e <_dtoa_r+0xb2e>
 8007b90:	3201      	adds	r2, #1
 8007b92:	701a      	strb	r2, [r3, #0]
 8007b94:	e501      	b.n	800759a <_dtoa_r+0x49a>
 8007b96:	2a00      	cmp	r2, #0
 8007b98:	dd03      	ble.n	8007ba2 <_dtoa_r+0xaa2>
 8007b9a:	2b39      	cmp	r3, #57	@ 0x39
 8007b9c:	d0ee      	beq.n	8007b7c <_dtoa_r+0xa7c>
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	e7c9      	b.n	8007b36 <_dtoa_r+0xa36>
 8007ba2:	9a00      	ldr	r2, [sp, #0]
 8007ba4:	9908      	ldr	r1, [sp, #32]
 8007ba6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007baa:	428a      	cmp	r2, r1
 8007bac:	d028      	beq.n	8007c00 <_dtoa_r+0xb00>
 8007bae:	9902      	ldr	r1, [sp, #8]
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	220a      	movs	r2, #10
 8007bb4:	4648      	mov	r0, r9
 8007bb6:	f000 f9d5 	bl	8007f64 <__multadd>
 8007bba:	42af      	cmp	r7, r5
 8007bbc:	9002      	str	r0, [sp, #8]
 8007bbe:	f04f 0300 	mov.w	r3, #0
 8007bc2:	f04f 020a 	mov.w	r2, #10
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	4648      	mov	r0, r9
 8007bca:	d107      	bne.n	8007bdc <_dtoa_r+0xadc>
 8007bcc:	f000 f9ca 	bl	8007f64 <__multadd>
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	4605      	mov	r5, r0
 8007bd4:	9b00      	ldr	r3, [sp, #0]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	e777      	b.n	8007acc <_dtoa_r+0x9cc>
 8007bdc:	f000 f9c2 	bl	8007f64 <__multadd>
 8007be0:	4629      	mov	r1, r5
 8007be2:	4607      	mov	r7, r0
 8007be4:	2300      	movs	r3, #0
 8007be6:	220a      	movs	r2, #10
 8007be8:	4648      	mov	r0, r9
 8007bea:	f000 f9bb 	bl	8007f64 <__multadd>
 8007bee:	4605      	mov	r5, r0
 8007bf0:	e7f0      	b.n	8007bd4 <_dtoa_r+0xad4>
 8007bf2:	f1bb 0f00 	cmp.w	fp, #0
 8007bf6:	bfcc      	ite	gt
 8007bf8:	465e      	movgt	r6, fp
 8007bfa:	2601      	movle	r6, #1
 8007bfc:	4456      	add	r6, sl
 8007bfe:	2700      	movs	r7, #0
 8007c00:	9902      	ldr	r1, [sp, #8]
 8007c02:	9300      	str	r3, [sp, #0]
 8007c04:	2201      	movs	r2, #1
 8007c06:	4648      	mov	r0, r9
 8007c08:	f000 fb50 	bl	80082ac <__lshift>
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	9002      	str	r0, [sp, #8]
 8007c10:	f000 fbb8 	bl	8008384 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	dcb4      	bgt.n	8007b82 <_dtoa_r+0xa82>
 8007c18:	d102      	bne.n	8007c20 <_dtoa_r+0xb20>
 8007c1a:	9b00      	ldr	r3, [sp, #0]
 8007c1c:	07db      	lsls	r3, r3, #31
 8007c1e:	d4b0      	bmi.n	8007b82 <_dtoa_r+0xa82>
 8007c20:	4633      	mov	r3, r6
 8007c22:	461e      	mov	r6, r3
 8007c24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c28:	2a30      	cmp	r2, #48	@ 0x30
 8007c2a:	d0fa      	beq.n	8007c22 <_dtoa_r+0xb22>
 8007c2c:	e4b5      	b.n	800759a <_dtoa_r+0x49a>
 8007c2e:	459a      	cmp	sl, r3
 8007c30:	d1a8      	bne.n	8007b84 <_dtoa_r+0xa84>
 8007c32:	2331      	movs	r3, #49	@ 0x31
 8007c34:	f108 0801 	add.w	r8, r8, #1
 8007c38:	f88a 3000 	strb.w	r3, [sl]
 8007c3c:	e4ad      	b.n	800759a <_dtoa_r+0x49a>
 8007c3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007c9c <_dtoa_r+0xb9c>
 8007c44:	b11b      	cbz	r3, 8007c4e <_dtoa_r+0xb4e>
 8007c46:	f10a 0308 	add.w	r3, sl, #8
 8007c4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	4650      	mov	r0, sl
 8007c50:	b017      	add	sp, #92	@ 0x5c
 8007c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c56:	9b07      	ldr	r3, [sp, #28]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	f77f ae2e 	ble.w	80078ba <_dtoa_r+0x7ba>
 8007c5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c60:	9308      	str	r3, [sp, #32]
 8007c62:	2001      	movs	r0, #1
 8007c64:	e64d      	b.n	8007902 <_dtoa_r+0x802>
 8007c66:	f1bb 0f00 	cmp.w	fp, #0
 8007c6a:	f77f aed9 	ble.w	8007a20 <_dtoa_r+0x920>
 8007c6e:	4656      	mov	r6, sl
 8007c70:	9802      	ldr	r0, [sp, #8]
 8007c72:	4621      	mov	r1, r4
 8007c74:	f7ff f9bb 	bl	8006fee <quorem>
 8007c78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007c7c:	f806 3b01 	strb.w	r3, [r6], #1
 8007c80:	eba6 020a 	sub.w	r2, r6, sl
 8007c84:	4593      	cmp	fp, r2
 8007c86:	ddb4      	ble.n	8007bf2 <_dtoa_r+0xaf2>
 8007c88:	9902      	ldr	r1, [sp, #8]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	220a      	movs	r2, #10
 8007c8e:	4648      	mov	r0, r9
 8007c90:	f000 f968 	bl	8007f64 <__multadd>
 8007c94:	9002      	str	r0, [sp, #8]
 8007c96:	e7eb      	b.n	8007c70 <_dtoa_r+0xb70>
 8007c98:	08009344 	.word	0x08009344
 8007c9c:	080092c8 	.word	0x080092c8

08007ca0 <_free_r>:
 8007ca0:	b538      	push	{r3, r4, r5, lr}
 8007ca2:	4605      	mov	r5, r0
 8007ca4:	2900      	cmp	r1, #0
 8007ca6:	d041      	beq.n	8007d2c <_free_r+0x8c>
 8007ca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cac:	1f0c      	subs	r4, r1, #4
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	bfb8      	it	lt
 8007cb2:	18e4      	addlt	r4, r4, r3
 8007cb4:	f000 f8e8 	bl	8007e88 <__malloc_lock>
 8007cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8007d30 <_free_r+0x90>)
 8007cba:	6813      	ldr	r3, [r2, #0]
 8007cbc:	b933      	cbnz	r3, 8007ccc <_free_r+0x2c>
 8007cbe:	6063      	str	r3, [r4, #4]
 8007cc0:	6014      	str	r4, [r2, #0]
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cc8:	f000 b8e4 	b.w	8007e94 <__malloc_unlock>
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d908      	bls.n	8007ce2 <_free_r+0x42>
 8007cd0:	6820      	ldr	r0, [r4, #0]
 8007cd2:	1821      	adds	r1, r4, r0
 8007cd4:	428b      	cmp	r3, r1
 8007cd6:	bf01      	itttt	eq
 8007cd8:	6819      	ldreq	r1, [r3, #0]
 8007cda:	685b      	ldreq	r3, [r3, #4]
 8007cdc:	1809      	addeq	r1, r1, r0
 8007cde:	6021      	streq	r1, [r4, #0]
 8007ce0:	e7ed      	b.n	8007cbe <_free_r+0x1e>
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	b10b      	cbz	r3, 8007cec <_free_r+0x4c>
 8007ce8:	42a3      	cmp	r3, r4
 8007cea:	d9fa      	bls.n	8007ce2 <_free_r+0x42>
 8007cec:	6811      	ldr	r1, [r2, #0]
 8007cee:	1850      	adds	r0, r2, r1
 8007cf0:	42a0      	cmp	r0, r4
 8007cf2:	d10b      	bne.n	8007d0c <_free_r+0x6c>
 8007cf4:	6820      	ldr	r0, [r4, #0]
 8007cf6:	4401      	add	r1, r0
 8007cf8:	1850      	adds	r0, r2, r1
 8007cfa:	4283      	cmp	r3, r0
 8007cfc:	6011      	str	r1, [r2, #0]
 8007cfe:	d1e0      	bne.n	8007cc2 <_free_r+0x22>
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	6053      	str	r3, [r2, #4]
 8007d06:	4408      	add	r0, r1
 8007d08:	6010      	str	r0, [r2, #0]
 8007d0a:	e7da      	b.n	8007cc2 <_free_r+0x22>
 8007d0c:	d902      	bls.n	8007d14 <_free_r+0x74>
 8007d0e:	230c      	movs	r3, #12
 8007d10:	602b      	str	r3, [r5, #0]
 8007d12:	e7d6      	b.n	8007cc2 <_free_r+0x22>
 8007d14:	6820      	ldr	r0, [r4, #0]
 8007d16:	1821      	adds	r1, r4, r0
 8007d18:	428b      	cmp	r3, r1
 8007d1a:	bf04      	itt	eq
 8007d1c:	6819      	ldreq	r1, [r3, #0]
 8007d1e:	685b      	ldreq	r3, [r3, #4]
 8007d20:	6063      	str	r3, [r4, #4]
 8007d22:	bf04      	itt	eq
 8007d24:	1809      	addeq	r1, r1, r0
 8007d26:	6021      	streq	r1, [r4, #0]
 8007d28:	6054      	str	r4, [r2, #4]
 8007d2a:	e7ca      	b.n	8007cc2 <_free_r+0x22>
 8007d2c:	bd38      	pop	{r3, r4, r5, pc}
 8007d2e:	bf00      	nop
 8007d30:	20004650 	.word	0x20004650

08007d34 <malloc>:
 8007d34:	4b02      	ldr	r3, [pc, #8]	@ (8007d40 <malloc+0xc>)
 8007d36:	4601      	mov	r1, r0
 8007d38:	6818      	ldr	r0, [r3, #0]
 8007d3a:	f000 b825 	b.w	8007d88 <_malloc_r>
 8007d3e:	bf00      	nop
 8007d40:	2000001c 	.word	0x2000001c

08007d44 <sbrk_aligned>:
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	4e0f      	ldr	r6, [pc, #60]	@ (8007d84 <sbrk_aligned+0x40>)
 8007d48:	460c      	mov	r4, r1
 8007d4a:	6831      	ldr	r1, [r6, #0]
 8007d4c:	4605      	mov	r5, r0
 8007d4e:	b911      	cbnz	r1, 8007d56 <sbrk_aligned+0x12>
 8007d50:	f000 fe3e 	bl	80089d0 <_sbrk_r>
 8007d54:	6030      	str	r0, [r6, #0]
 8007d56:	4621      	mov	r1, r4
 8007d58:	4628      	mov	r0, r5
 8007d5a:	f000 fe39 	bl	80089d0 <_sbrk_r>
 8007d5e:	1c43      	adds	r3, r0, #1
 8007d60:	d103      	bne.n	8007d6a <sbrk_aligned+0x26>
 8007d62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007d66:	4620      	mov	r0, r4
 8007d68:	bd70      	pop	{r4, r5, r6, pc}
 8007d6a:	1cc4      	adds	r4, r0, #3
 8007d6c:	f024 0403 	bic.w	r4, r4, #3
 8007d70:	42a0      	cmp	r0, r4
 8007d72:	d0f8      	beq.n	8007d66 <sbrk_aligned+0x22>
 8007d74:	1a21      	subs	r1, r4, r0
 8007d76:	4628      	mov	r0, r5
 8007d78:	f000 fe2a 	bl	80089d0 <_sbrk_r>
 8007d7c:	3001      	adds	r0, #1
 8007d7e:	d1f2      	bne.n	8007d66 <sbrk_aligned+0x22>
 8007d80:	e7ef      	b.n	8007d62 <sbrk_aligned+0x1e>
 8007d82:	bf00      	nop
 8007d84:	2000464c 	.word	0x2000464c

08007d88 <_malloc_r>:
 8007d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d8c:	1ccd      	adds	r5, r1, #3
 8007d8e:	f025 0503 	bic.w	r5, r5, #3
 8007d92:	3508      	adds	r5, #8
 8007d94:	2d0c      	cmp	r5, #12
 8007d96:	bf38      	it	cc
 8007d98:	250c      	movcc	r5, #12
 8007d9a:	2d00      	cmp	r5, #0
 8007d9c:	4606      	mov	r6, r0
 8007d9e:	db01      	blt.n	8007da4 <_malloc_r+0x1c>
 8007da0:	42a9      	cmp	r1, r5
 8007da2:	d904      	bls.n	8007dae <_malloc_r+0x26>
 8007da4:	230c      	movs	r3, #12
 8007da6:	6033      	str	r3, [r6, #0]
 8007da8:	2000      	movs	r0, #0
 8007daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e84 <_malloc_r+0xfc>
 8007db2:	f000 f869 	bl	8007e88 <__malloc_lock>
 8007db6:	f8d8 3000 	ldr.w	r3, [r8]
 8007dba:	461c      	mov	r4, r3
 8007dbc:	bb44      	cbnz	r4, 8007e10 <_malloc_r+0x88>
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	f7ff ffbf 	bl	8007d44 <sbrk_aligned>
 8007dc6:	1c43      	adds	r3, r0, #1
 8007dc8:	4604      	mov	r4, r0
 8007dca:	d158      	bne.n	8007e7e <_malloc_r+0xf6>
 8007dcc:	f8d8 4000 	ldr.w	r4, [r8]
 8007dd0:	4627      	mov	r7, r4
 8007dd2:	2f00      	cmp	r7, #0
 8007dd4:	d143      	bne.n	8007e5e <_malloc_r+0xd6>
 8007dd6:	2c00      	cmp	r4, #0
 8007dd8:	d04b      	beq.n	8007e72 <_malloc_r+0xea>
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	4639      	mov	r1, r7
 8007dde:	4630      	mov	r0, r6
 8007de0:	eb04 0903 	add.w	r9, r4, r3
 8007de4:	f000 fdf4 	bl	80089d0 <_sbrk_r>
 8007de8:	4581      	cmp	r9, r0
 8007dea:	d142      	bne.n	8007e72 <_malloc_r+0xea>
 8007dec:	6821      	ldr	r1, [r4, #0]
 8007dee:	1a6d      	subs	r5, r5, r1
 8007df0:	4629      	mov	r1, r5
 8007df2:	4630      	mov	r0, r6
 8007df4:	f7ff ffa6 	bl	8007d44 <sbrk_aligned>
 8007df8:	3001      	adds	r0, #1
 8007dfa:	d03a      	beq.n	8007e72 <_malloc_r+0xea>
 8007dfc:	6823      	ldr	r3, [r4, #0]
 8007dfe:	442b      	add	r3, r5
 8007e00:	6023      	str	r3, [r4, #0]
 8007e02:	f8d8 3000 	ldr.w	r3, [r8]
 8007e06:	685a      	ldr	r2, [r3, #4]
 8007e08:	bb62      	cbnz	r2, 8007e64 <_malloc_r+0xdc>
 8007e0a:	f8c8 7000 	str.w	r7, [r8]
 8007e0e:	e00f      	b.n	8007e30 <_malloc_r+0xa8>
 8007e10:	6822      	ldr	r2, [r4, #0]
 8007e12:	1b52      	subs	r2, r2, r5
 8007e14:	d420      	bmi.n	8007e58 <_malloc_r+0xd0>
 8007e16:	2a0b      	cmp	r2, #11
 8007e18:	d917      	bls.n	8007e4a <_malloc_r+0xc2>
 8007e1a:	1961      	adds	r1, r4, r5
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	6025      	str	r5, [r4, #0]
 8007e20:	bf18      	it	ne
 8007e22:	6059      	strne	r1, [r3, #4]
 8007e24:	6863      	ldr	r3, [r4, #4]
 8007e26:	bf08      	it	eq
 8007e28:	f8c8 1000 	streq.w	r1, [r8]
 8007e2c:	5162      	str	r2, [r4, r5]
 8007e2e:	604b      	str	r3, [r1, #4]
 8007e30:	4630      	mov	r0, r6
 8007e32:	f000 f82f 	bl	8007e94 <__malloc_unlock>
 8007e36:	f104 000b 	add.w	r0, r4, #11
 8007e3a:	1d23      	adds	r3, r4, #4
 8007e3c:	f020 0007 	bic.w	r0, r0, #7
 8007e40:	1ac2      	subs	r2, r0, r3
 8007e42:	bf1c      	itt	ne
 8007e44:	1a1b      	subne	r3, r3, r0
 8007e46:	50a3      	strne	r3, [r4, r2]
 8007e48:	e7af      	b.n	8007daa <_malloc_r+0x22>
 8007e4a:	6862      	ldr	r2, [r4, #4]
 8007e4c:	42a3      	cmp	r3, r4
 8007e4e:	bf0c      	ite	eq
 8007e50:	f8c8 2000 	streq.w	r2, [r8]
 8007e54:	605a      	strne	r2, [r3, #4]
 8007e56:	e7eb      	b.n	8007e30 <_malloc_r+0xa8>
 8007e58:	4623      	mov	r3, r4
 8007e5a:	6864      	ldr	r4, [r4, #4]
 8007e5c:	e7ae      	b.n	8007dbc <_malloc_r+0x34>
 8007e5e:	463c      	mov	r4, r7
 8007e60:	687f      	ldr	r7, [r7, #4]
 8007e62:	e7b6      	b.n	8007dd2 <_malloc_r+0x4a>
 8007e64:	461a      	mov	r2, r3
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	42a3      	cmp	r3, r4
 8007e6a:	d1fb      	bne.n	8007e64 <_malloc_r+0xdc>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	6053      	str	r3, [r2, #4]
 8007e70:	e7de      	b.n	8007e30 <_malloc_r+0xa8>
 8007e72:	230c      	movs	r3, #12
 8007e74:	6033      	str	r3, [r6, #0]
 8007e76:	4630      	mov	r0, r6
 8007e78:	f000 f80c 	bl	8007e94 <__malloc_unlock>
 8007e7c:	e794      	b.n	8007da8 <_malloc_r+0x20>
 8007e7e:	6005      	str	r5, [r0, #0]
 8007e80:	e7d6      	b.n	8007e30 <_malloc_r+0xa8>
 8007e82:	bf00      	nop
 8007e84:	20004650 	.word	0x20004650

08007e88 <__malloc_lock>:
 8007e88:	4801      	ldr	r0, [pc, #4]	@ (8007e90 <__malloc_lock+0x8>)
 8007e8a:	f7ff b8a0 	b.w	8006fce <__retarget_lock_acquire_recursive>
 8007e8e:	bf00      	nop
 8007e90:	20004648 	.word	0x20004648

08007e94 <__malloc_unlock>:
 8007e94:	4801      	ldr	r0, [pc, #4]	@ (8007e9c <__malloc_unlock+0x8>)
 8007e96:	f7ff b89b 	b.w	8006fd0 <__retarget_lock_release_recursive>
 8007e9a:	bf00      	nop
 8007e9c:	20004648 	.word	0x20004648

08007ea0 <_Balloc>:
 8007ea0:	b570      	push	{r4, r5, r6, lr}
 8007ea2:	69c6      	ldr	r6, [r0, #28]
 8007ea4:	4604      	mov	r4, r0
 8007ea6:	460d      	mov	r5, r1
 8007ea8:	b976      	cbnz	r6, 8007ec8 <_Balloc+0x28>
 8007eaa:	2010      	movs	r0, #16
 8007eac:	f7ff ff42 	bl	8007d34 <malloc>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	61e0      	str	r0, [r4, #28]
 8007eb4:	b920      	cbnz	r0, 8007ec0 <_Balloc+0x20>
 8007eb6:	4b18      	ldr	r3, [pc, #96]	@ (8007f18 <_Balloc+0x78>)
 8007eb8:	4818      	ldr	r0, [pc, #96]	@ (8007f1c <_Balloc+0x7c>)
 8007eba:	216b      	movs	r1, #107	@ 0x6b
 8007ebc:	f000 fd98 	bl	80089f0 <__assert_func>
 8007ec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ec4:	6006      	str	r6, [r0, #0]
 8007ec6:	60c6      	str	r6, [r0, #12]
 8007ec8:	69e6      	ldr	r6, [r4, #28]
 8007eca:	68f3      	ldr	r3, [r6, #12]
 8007ecc:	b183      	cbz	r3, 8007ef0 <_Balloc+0x50>
 8007ece:	69e3      	ldr	r3, [r4, #28]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ed6:	b9b8      	cbnz	r0, 8007f08 <_Balloc+0x68>
 8007ed8:	2101      	movs	r1, #1
 8007eda:	fa01 f605 	lsl.w	r6, r1, r5
 8007ede:	1d72      	adds	r2, r6, #5
 8007ee0:	0092      	lsls	r2, r2, #2
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f000 fda2 	bl	8008a2c <_calloc_r>
 8007ee8:	b160      	cbz	r0, 8007f04 <_Balloc+0x64>
 8007eea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007eee:	e00e      	b.n	8007f0e <_Balloc+0x6e>
 8007ef0:	2221      	movs	r2, #33	@ 0x21
 8007ef2:	2104      	movs	r1, #4
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	f000 fd99 	bl	8008a2c <_calloc_r>
 8007efa:	69e3      	ldr	r3, [r4, #28]
 8007efc:	60f0      	str	r0, [r6, #12]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1e4      	bne.n	8007ece <_Balloc+0x2e>
 8007f04:	2000      	movs	r0, #0
 8007f06:	bd70      	pop	{r4, r5, r6, pc}
 8007f08:	6802      	ldr	r2, [r0, #0]
 8007f0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f0e:	2300      	movs	r3, #0
 8007f10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f14:	e7f7      	b.n	8007f06 <_Balloc+0x66>
 8007f16:	bf00      	nop
 8007f18:	080092d5 	.word	0x080092d5
 8007f1c:	08009355 	.word	0x08009355

08007f20 <_Bfree>:
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	69c6      	ldr	r6, [r0, #28]
 8007f24:	4605      	mov	r5, r0
 8007f26:	460c      	mov	r4, r1
 8007f28:	b976      	cbnz	r6, 8007f48 <_Bfree+0x28>
 8007f2a:	2010      	movs	r0, #16
 8007f2c:	f7ff ff02 	bl	8007d34 <malloc>
 8007f30:	4602      	mov	r2, r0
 8007f32:	61e8      	str	r0, [r5, #28]
 8007f34:	b920      	cbnz	r0, 8007f40 <_Bfree+0x20>
 8007f36:	4b09      	ldr	r3, [pc, #36]	@ (8007f5c <_Bfree+0x3c>)
 8007f38:	4809      	ldr	r0, [pc, #36]	@ (8007f60 <_Bfree+0x40>)
 8007f3a:	218f      	movs	r1, #143	@ 0x8f
 8007f3c:	f000 fd58 	bl	80089f0 <__assert_func>
 8007f40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f44:	6006      	str	r6, [r0, #0]
 8007f46:	60c6      	str	r6, [r0, #12]
 8007f48:	b13c      	cbz	r4, 8007f5a <_Bfree+0x3a>
 8007f4a:	69eb      	ldr	r3, [r5, #28]
 8007f4c:	6862      	ldr	r2, [r4, #4]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f54:	6021      	str	r1, [r4, #0]
 8007f56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f5a:	bd70      	pop	{r4, r5, r6, pc}
 8007f5c:	080092d5 	.word	0x080092d5
 8007f60:	08009355 	.word	0x08009355

08007f64 <__multadd>:
 8007f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f68:	690d      	ldr	r5, [r1, #16]
 8007f6a:	4607      	mov	r7, r0
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	461e      	mov	r6, r3
 8007f70:	f101 0c14 	add.w	ip, r1, #20
 8007f74:	2000      	movs	r0, #0
 8007f76:	f8dc 3000 	ldr.w	r3, [ip]
 8007f7a:	b299      	uxth	r1, r3
 8007f7c:	fb02 6101 	mla	r1, r2, r1, r6
 8007f80:	0c1e      	lsrs	r6, r3, #16
 8007f82:	0c0b      	lsrs	r3, r1, #16
 8007f84:	fb02 3306 	mla	r3, r2, r6, r3
 8007f88:	b289      	uxth	r1, r1
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f90:	4285      	cmp	r5, r0
 8007f92:	f84c 1b04 	str.w	r1, [ip], #4
 8007f96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f9a:	dcec      	bgt.n	8007f76 <__multadd+0x12>
 8007f9c:	b30e      	cbz	r6, 8007fe2 <__multadd+0x7e>
 8007f9e:	68a3      	ldr	r3, [r4, #8]
 8007fa0:	42ab      	cmp	r3, r5
 8007fa2:	dc19      	bgt.n	8007fd8 <__multadd+0x74>
 8007fa4:	6861      	ldr	r1, [r4, #4]
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	3101      	adds	r1, #1
 8007faa:	f7ff ff79 	bl	8007ea0 <_Balloc>
 8007fae:	4680      	mov	r8, r0
 8007fb0:	b928      	cbnz	r0, 8007fbe <__multadd+0x5a>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe8 <__multadd+0x84>)
 8007fb6:	480d      	ldr	r0, [pc, #52]	@ (8007fec <__multadd+0x88>)
 8007fb8:	21ba      	movs	r1, #186	@ 0xba
 8007fba:	f000 fd19 	bl	80089f0 <__assert_func>
 8007fbe:	6922      	ldr	r2, [r4, #16]
 8007fc0:	3202      	adds	r2, #2
 8007fc2:	f104 010c 	add.w	r1, r4, #12
 8007fc6:	0092      	lsls	r2, r2, #2
 8007fc8:	300c      	adds	r0, #12
 8007fca:	f7ff f802 	bl	8006fd2 <memcpy>
 8007fce:	4621      	mov	r1, r4
 8007fd0:	4638      	mov	r0, r7
 8007fd2:	f7ff ffa5 	bl	8007f20 <_Bfree>
 8007fd6:	4644      	mov	r4, r8
 8007fd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007fdc:	3501      	adds	r5, #1
 8007fde:	615e      	str	r6, [r3, #20]
 8007fe0:	6125      	str	r5, [r4, #16]
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fe8:	08009344 	.word	0x08009344
 8007fec:	08009355 	.word	0x08009355

08007ff0 <__hi0bits>:
 8007ff0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	bf36      	itet	cc
 8007ff8:	0403      	lslcc	r3, r0, #16
 8007ffa:	2000      	movcs	r0, #0
 8007ffc:	2010      	movcc	r0, #16
 8007ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008002:	bf3c      	itt	cc
 8008004:	021b      	lslcc	r3, r3, #8
 8008006:	3008      	addcc	r0, #8
 8008008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800800c:	bf3c      	itt	cc
 800800e:	011b      	lslcc	r3, r3, #4
 8008010:	3004      	addcc	r0, #4
 8008012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008016:	bf3c      	itt	cc
 8008018:	009b      	lslcc	r3, r3, #2
 800801a:	3002      	addcc	r0, #2
 800801c:	2b00      	cmp	r3, #0
 800801e:	db05      	blt.n	800802c <__hi0bits+0x3c>
 8008020:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008024:	f100 0001 	add.w	r0, r0, #1
 8008028:	bf08      	it	eq
 800802a:	2020      	moveq	r0, #32
 800802c:	4770      	bx	lr

0800802e <__lo0bits>:
 800802e:	6803      	ldr	r3, [r0, #0]
 8008030:	4602      	mov	r2, r0
 8008032:	f013 0007 	ands.w	r0, r3, #7
 8008036:	d00b      	beq.n	8008050 <__lo0bits+0x22>
 8008038:	07d9      	lsls	r1, r3, #31
 800803a:	d421      	bmi.n	8008080 <__lo0bits+0x52>
 800803c:	0798      	lsls	r0, r3, #30
 800803e:	bf49      	itett	mi
 8008040:	085b      	lsrmi	r3, r3, #1
 8008042:	089b      	lsrpl	r3, r3, #2
 8008044:	2001      	movmi	r0, #1
 8008046:	6013      	strmi	r3, [r2, #0]
 8008048:	bf5c      	itt	pl
 800804a:	6013      	strpl	r3, [r2, #0]
 800804c:	2002      	movpl	r0, #2
 800804e:	4770      	bx	lr
 8008050:	b299      	uxth	r1, r3
 8008052:	b909      	cbnz	r1, 8008058 <__lo0bits+0x2a>
 8008054:	0c1b      	lsrs	r3, r3, #16
 8008056:	2010      	movs	r0, #16
 8008058:	b2d9      	uxtb	r1, r3
 800805a:	b909      	cbnz	r1, 8008060 <__lo0bits+0x32>
 800805c:	3008      	adds	r0, #8
 800805e:	0a1b      	lsrs	r3, r3, #8
 8008060:	0719      	lsls	r1, r3, #28
 8008062:	bf04      	itt	eq
 8008064:	091b      	lsreq	r3, r3, #4
 8008066:	3004      	addeq	r0, #4
 8008068:	0799      	lsls	r1, r3, #30
 800806a:	bf04      	itt	eq
 800806c:	089b      	lsreq	r3, r3, #2
 800806e:	3002      	addeq	r0, #2
 8008070:	07d9      	lsls	r1, r3, #31
 8008072:	d403      	bmi.n	800807c <__lo0bits+0x4e>
 8008074:	085b      	lsrs	r3, r3, #1
 8008076:	f100 0001 	add.w	r0, r0, #1
 800807a:	d003      	beq.n	8008084 <__lo0bits+0x56>
 800807c:	6013      	str	r3, [r2, #0]
 800807e:	4770      	bx	lr
 8008080:	2000      	movs	r0, #0
 8008082:	4770      	bx	lr
 8008084:	2020      	movs	r0, #32
 8008086:	4770      	bx	lr

08008088 <__i2b>:
 8008088:	b510      	push	{r4, lr}
 800808a:	460c      	mov	r4, r1
 800808c:	2101      	movs	r1, #1
 800808e:	f7ff ff07 	bl	8007ea0 <_Balloc>
 8008092:	4602      	mov	r2, r0
 8008094:	b928      	cbnz	r0, 80080a2 <__i2b+0x1a>
 8008096:	4b05      	ldr	r3, [pc, #20]	@ (80080ac <__i2b+0x24>)
 8008098:	4805      	ldr	r0, [pc, #20]	@ (80080b0 <__i2b+0x28>)
 800809a:	f240 1145 	movw	r1, #325	@ 0x145
 800809e:	f000 fca7 	bl	80089f0 <__assert_func>
 80080a2:	2301      	movs	r3, #1
 80080a4:	6144      	str	r4, [r0, #20]
 80080a6:	6103      	str	r3, [r0, #16]
 80080a8:	bd10      	pop	{r4, pc}
 80080aa:	bf00      	nop
 80080ac:	08009344 	.word	0x08009344
 80080b0:	08009355 	.word	0x08009355

080080b4 <__multiply>:
 80080b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b8:	4617      	mov	r7, r2
 80080ba:	690a      	ldr	r2, [r1, #16]
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	429a      	cmp	r2, r3
 80080c0:	bfa8      	it	ge
 80080c2:	463b      	movge	r3, r7
 80080c4:	4689      	mov	r9, r1
 80080c6:	bfa4      	itt	ge
 80080c8:	460f      	movge	r7, r1
 80080ca:	4699      	movge	r9, r3
 80080cc:	693d      	ldr	r5, [r7, #16]
 80080ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	6879      	ldr	r1, [r7, #4]
 80080d6:	eb05 060a 	add.w	r6, r5, sl
 80080da:	42b3      	cmp	r3, r6
 80080dc:	b085      	sub	sp, #20
 80080de:	bfb8      	it	lt
 80080e0:	3101      	addlt	r1, #1
 80080e2:	f7ff fedd 	bl	8007ea0 <_Balloc>
 80080e6:	b930      	cbnz	r0, 80080f6 <__multiply+0x42>
 80080e8:	4602      	mov	r2, r0
 80080ea:	4b41      	ldr	r3, [pc, #260]	@ (80081f0 <__multiply+0x13c>)
 80080ec:	4841      	ldr	r0, [pc, #260]	@ (80081f4 <__multiply+0x140>)
 80080ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80080f2:	f000 fc7d 	bl	80089f0 <__assert_func>
 80080f6:	f100 0414 	add.w	r4, r0, #20
 80080fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80080fe:	4623      	mov	r3, r4
 8008100:	2200      	movs	r2, #0
 8008102:	4573      	cmp	r3, lr
 8008104:	d320      	bcc.n	8008148 <__multiply+0x94>
 8008106:	f107 0814 	add.w	r8, r7, #20
 800810a:	f109 0114 	add.w	r1, r9, #20
 800810e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008112:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008116:	9302      	str	r3, [sp, #8]
 8008118:	1beb      	subs	r3, r5, r7
 800811a:	3b15      	subs	r3, #21
 800811c:	f023 0303 	bic.w	r3, r3, #3
 8008120:	3304      	adds	r3, #4
 8008122:	3715      	adds	r7, #21
 8008124:	42bd      	cmp	r5, r7
 8008126:	bf38      	it	cc
 8008128:	2304      	movcc	r3, #4
 800812a:	9301      	str	r3, [sp, #4]
 800812c:	9b02      	ldr	r3, [sp, #8]
 800812e:	9103      	str	r1, [sp, #12]
 8008130:	428b      	cmp	r3, r1
 8008132:	d80c      	bhi.n	800814e <__multiply+0x9a>
 8008134:	2e00      	cmp	r6, #0
 8008136:	dd03      	ble.n	8008140 <__multiply+0x8c>
 8008138:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800813c:	2b00      	cmp	r3, #0
 800813e:	d055      	beq.n	80081ec <__multiply+0x138>
 8008140:	6106      	str	r6, [r0, #16]
 8008142:	b005      	add	sp, #20
 8008144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008148:	f843 2b04 	str.w	r2, [r3], #4
 800814c:	e7d9      	b.n	8008102 <__multiply+0x4e>
 800814e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008152:	f1ba 0f00 	cmp.w	sl, #0
 8008156:	d01f      	beq.n	8008198 <__multiply+0xe4>
 8008158:	46c4      	mov	ip, r8
 800815a:	46a1      	mov	r9, r4
 800815c:	2700      	movs	r7, #0
 800815e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008162:	f8d9 3000 	ldr.w	r3, [r9]
 8008166:	fa1f fb82 	uxth.w	fp, r2
 800816a:	b29b      	uxth	r3, r3
 800816c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008170:	443b      	add	r3, r7
 8008172:	f8d9 7000 	ldr.w	r7, [r9]
 8008176:	0c12      	lsrs	r2, r2, #16
 8008178:	0c3f      	lsrs	r7, r7, #16
 800817a:	fb0a 7202 	mla	r2, sl, r2, r7
 800817e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008182:	b29b      	uxth	r3, r3
 8008184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008188:	4565      	cmp	r5, ip
 800818a:	f849 3b04 	str.w	r3, [r9], #4
 800818e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008192:	d8e4      	bhi.n	800815e <__multiply+0xaa>
 8008194:	9b01      	ldr	r3, [sp, #4]
 8008196:	50e7      	str	r7, [r4, r3]
 8008198:	9b03      	ldr	r3, [sp, #12]
 800819a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800819e:	3104      	adds	r1, #4
 80081a0:	f1b9 0f00 	cmp.w	r9, #0
 80081a4:	d020      	beq.n	80081e8 <__multiply+0x134>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	4647      	mov	r7, r8
 80081aa:	46a4      	mov	ip, r4
 80081ac:	f04f 0a00 	mov.w	sl, #0
 80081b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80081b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80081b8:	fb09 220b 	mla	r2, r9, fp, r2
 80081bc:	4452      	add	r2, sl
 80081be:	b29b      	uxth	r3, r3
 80081c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081c4:	f84c 3b04 	str.w	r3, [ip], #4
 80081c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80081cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80081d4:	fb09 330a 	mla	r3, r9, sl, r3
 80081d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80081dc:	42bd      	cmp	r5, r7
 80081de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081e2:	d8e5      	bhi.n	80081b0 <__multiply+0xfc>
 80081e4:	9a01      	ldr	r2, [sp, #4]
 80081e6:	50a3      	str	r3, [r4, r2]
 80081e8:	3404      	adds	r4, #4
 80081ea:	e79f      	b.n	800812c <__multiply+0x78>
 80081ec:	3e01      	subs	r6, #1
 80081ee:	e7a1      	b.n	8008134 <__multiply+0x80>
 80081f0:	08009344 	.word	0x08009344
 80081f4:	08009355 	.word	0x08009355

080081f8 <__pow5mult>:
 80081f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081fc:	4615      	mov	r5, r2
 80081fe:	f012 0203 	ands.w	r2, r2, #3
 8008202:	4607      	mov	r7, r0
 8008204:	460e      	mov	r6, r1
 8008206:	d007      	beq.n	8008218 <__pow5mult+0x20>
 8008208:	4c25      	ldr	r4, [pc, #148]	@ (80082a0 <__pow5mult+0xa8>)
 800820a:	3a01      	subs	r2, #1
 800820c:	2300      	movs	r3, #0
 800820e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008212:	f7ff fea7 	bl	8007f64 <__multadd>
 8008216:	4606      	mov	r6, r0
 8008218:	10ad      	asrs	r5, r5, #2
 800821a:	d03d      	beq.n	8008298 <__pow5mult+0xa0>
 800821c:	69fc      	ldr	r4, [r7, #28]
 800821e:	b97c      	cbnz	r4, 8008240 <__pow5mult+0x48>
 8008220:	2010      	movs	r0, #16
 8008222:	f7ff fd87 	bl	8007d34 <malloc>
 8008226:	4602      	mov	r2, r0
 8008228:	61f8      	str	r0, [r7, #28]
 800822a:	b928      	cbnz	r0, 8008238 <__pow5mult+0x40>
 800822c:	4b1d      	ldr	r3, [pc, #116]	@ (80082a4 <__pow5mult+0xac>)
 800822e:	481e      	ldr	r0, [pc, #120]	@ (80082a8 <__pow5mult+0xb0>)
 8008230:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008234:	f000 fbdc 	bl	80089f0 <__assert_func>
 8008238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800823c:	6004      	str	r4, [r0, #0]
 800823e:	60c4      	str	r4, [r0, #12]
 8008240:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008244:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008248:	b94c      	cbnz	r4, 800825e <__pow5mult+0x66>
 800824a:	f240 2171 	movw	r1, #625	@ 0x271
 800824e:	4638      	mov	r0, r7
 8008250:	f7ff ff1a 	bl	8008088 <__i2b>
 8008254:	2300      	movs	r3, #0
 8008256:	f8c8 0008 	str.w	r0, [r8, #8]
 800825a:	4604      	mov	r4, r0
 800825c:	6003      	str	r3, [r0, #0]
 800825e:	f04f 0900 	mov.w	r9, #0
 8008262:	07eb      	lsls	r3, r5, #31
 8008264:	d50a      	bpl.n	800827c <__pow5mult+0x84>
 8008266:	4631      	mov	r1, r6
 8008268:	4622      	mov	r2, r4
 800826a:	4638      	mov	r0, r7
 800826c:	f7ff ff22 	bl	80080b4 <__multiply>
 8008270:	4631      	mov	r1, r6
 8008272:	4680      	mov	r8, r0
 8008274:	4638      	mov	r0, r7
 8008276:	f7ff fe53 	bl	8007f20 <_Bfree>
 800827a:	4646      	mov	r6, r8
 800827c:	106d      	asrs	r5, r5, #1
 800827e:	d00b      	beq.n	8008298 <__pow5mult+0xa0>
 8008280:	6820      	ldr	r0, [r4, #0]
 8008282:	b938      	cbnz	r0, 8008294 <__pow5mult+0x9c>
 8008284:	4622      	mov	r2, r4
 8008286:	4621      	mov	r1, r4
 8008288:	4638      	mov	r0, r7
 800828a:	f7ff ff13 	bl	80080b4 <__multiply>
 800828e:	6020      	str	r0, [r4, #0]
 8008290:	f8c0 9000 	str.w	r9, [r0]
 8008294:	4604      	mov	r4, r0
 8008296:	e7e4      	b.n	8008262 <__pow5mult+0x6a>
 8008298:	4630      	mov	r0, r6
 800829a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800829e:	bf00      	nop
 80082a0:	08009408 	.word	0x08009408
 80082a4:	080092d5 	.word	0x080092d5
 80082a8:	08009355 	.word	0x08009355

080082ac <__lshift>:
 80082ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082b0:	460c      	mov	r4, r1
 80082b2:	6849      	ldr	r1, [r1, #4]
 80082b4:	6923      	ldr	r3, [r4, #16]
 80082b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082ba:	68a3      	ldr	r3, [r4, #8]
 80082bc:	4607      	mov	r7, r0
 80082be:	4691      	mov	r9, r2
 80082c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082c4:	f108 0601 	add.w	r6, r8, #1
 80082c8:	42b3      	cmp	r3, r6
 80082ca:	db0b      	blt.n	80082e4 <__lshift+0x38>
 80082cc:	4638      	mov	r0, r7
 80082ce:	f7ff fde7 	bl	8007ea0 <_Balloc>
 80082d2:	4605      	mov	r5, r0
 80082d4:	b948      	cbnz	r0, 80082ea <__lshift+0x3e>
 80082d6:	4602      	mov	r2, r0
 80082d8:	4b28      	ldr	r3, [pc, #160]	@ (800837c <__lshift+0xd0>)
 80082da:	4829      	ldr	r0, [pc, #164]	@ (8008380 <__lshift+0xd4>)
 80082dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80082e0:	f000 fb86 	bl	80089f0 <__assert_func>
 80082e4:	3101      	adds	r1, #1
 80082e6:	005b      	lsls	r3, r3, #1
 80082e8:	e7ee      	b.n	80082c8 <__lshift+0x1c>
 80082ea:	2300      	movs	r3, #0
 80082ec:	f100 0114 	add.w	r1, r0, #20
 80082f0:	f100 0210 	add.w	r2, r0, #16
 80082f4:	4618      	mov	r0, r3
 80082f6:	4553      	cmp	r3, sl
 80082f8:	db33      	blt.n	8008362 <__lshift+0xb6>
 80082fa:	6920      	ldr	r0, [r4, #16]
 80082fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008300:	f104 0314 	add.w	r3, r4, #20
 8008304:	f019 091f 	ands.w	r9, r9, #31
 8008308:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800830c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008310:	d02b      	beq.n	800836a <__lshift+0xbe>
 8008312:	f1c9 0e20 	rsb	lr, r9, #32
 8008316:	468a      	mov	sl, r1
 8008318:	2200      	movs	r2, #0
 800831a:	6818      	ldr	r0, [r3, #0]
 800831c:	fa00 f009 	lsl.w	r0, r0, r9
 8008320:	4310      	orrs	r0, r2
 8008322:	f84a 0b04 	str.w	r0, [sl], #4
 8008326:	f853 2b04 	ldr.w	r2, [r3], #4
 800832a:	459c      	cmp	ip, r3
 800832c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008330:	d8f3      	bhi.n	800831a <__lshift+0x6e>
 8008332:	ebac 0304 	sub.w	r3, ip, r4
 8008336:	3b15      	subs	r3, #21
 8008338:	f023 0303 	bic.w	r3, r3, #3
 800833c:	3304      	adds	r3, #4
 800833e:	f104 0015 	add.w	r0, r4, #21
 8008342:	4560      	cmp	r0, ip
 8008344:	bf88      	it	hi
 8008346:	2304      	movhi	r3, #4
 8008348:	50ca      	str	r2, [r1, r3]
 800834a:	b10a      	cbz	r2, 8008350 <__lshift+0xa4>
 800834c:	f108 0602 	add.w	r6, r8, #2
 8008350:	3e01      	subs	r6, #1
 8008352:	4638      	mov	r0, r7
 8008354:	612e      	str	r6, [r5, #16]
 8008356:	4621      	mov	r1, r4
 8008358:	f7ff fde2 	bl	8007f20 <_Bfree>
 800835c:	4628      	mov	r0, r5
 800835e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008362:	f842 0f04 	str.w	r0, [r2, #4]!
 8008366:	3301      	adds	r3, #1
 8008368:	e7c5      	b.n	80082f6 <__lshift+0x4a>
 800836a:	3904      	subs	r1, #4
 800836c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008370:	f841 2f04 	str.w	r2, [r1, #4]!
 8008374:	459c      	cmp	ip, r3
 8008376:	d8f9      	bhi.n	800836c <__lshift+0xc0>
 8008378:	e7ea      	b.n	8008350 <__lshift+0xa4>
 800837a:	bf00      	nop
 800837c:	08009344 	.word	0x08009344
 8008380:	08009355 	.word	0x08009355

08008384 <__mcmp>:
 8008384:	690a      	ldr	r2, [r1, #16]
 8008386:	4603      	mov	r3, r0
 8008388:	6900      	ldr	r0, [r0, #16]
 800838a:	1a80      	subs	r0, r0, r2
 800838c:	b530      	push	{r4, r5, lr}
 800838e:	d10e      	bne.n	80083ae <__mcmp+0x2a>
 8008390:	3314      	adds	r3, #20
 8008392:	3114      	adds	r1, #20
 8008394:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008398:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800839c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083a4:	4295      	cmp	r5, r2
 80083a6:	d003      	beq.n	80083b0 <__mcmp+0x2c>
 80083a8:	d205      	bcs.n	80083b6 <__mcmp+0x32>
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083ae:	bd30      	pop	{r4, r5, pc}
 80083b0:	42a3      	cmp	r3, r4
 80083b2:	d3f3      	bcc.n	800839c <__mcmp+0x18>
 80083b4:	e7fb      	b.n	80083ae <__mcmp+0x2a>
 80083b6:	2001      	movs	r0, #1
 80083b8:	e7f9      	b.n	80083ae <__mcmp+0x2a>
	...

080083bc <__mdiff>:
 80083bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c0:	4689      	mov	r9, r1
 80083c2:	4606      	mov	r6, r0
 80083c4:	4611      	mov	r1, r2
 80083c6:	4648      	mov	r0, r9
 80083c8:	4614      	mov	r4, r2
 80083ca:	f7ff ffdb 	bl	8008384 <__mcmp>
 80083ce:	1e05      	subs	r5, r0, #0
 80083d0:	d112      	bne.n	80083f8 <__mdiff+0x3c>
 80083d2:	4629      	mov	r1, r5
 80083d4:	4630      	mov	r0, r6
 80083d6:	f7ff fd63 	bl	8007ea0 <_Balloc>
 80083da:	4602      	mov	r2, r0
 80083dc:	b928      	cbnz	r0, 80083ea <__mdiff+0x2e>
 80083de:	4b3f      	ldr	r3, [pc, #252]	@ (80084dc <__mdiff+0x120>)
 80083e0:	f240 2137 	movw	r1, #567	@ 0x237
 80083e4:	483e      	ldr	r0, [pc, #248]	@ (80084e0 <__mdiff+0x124>)
 80083e6:	f000 fb03 	bl	80089f0 <__assert_func>
 80083ea:	2301      	movs	r3, #1
 80083ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083f0:	4610      	mov	r0, r2
 80083f2:	b003      	add	sp, #12
 80083f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f8:	bfbc      	itt	lt
 80083fa:	464b      	movlt	r3, r9
 80083fc:	46a1      	movlt	r9, r4
 80083fe:	4630      	mov	r0, r6
 8008400:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008404:	bfba      	itte	lt
 8008406:	461c      	movlt	r4, r3
 8008408:	2501      	movlt	r5, #1
 800840a:	2500      	movge	r5, #0
 800840c:	f7ff fd48 	bl	8007ea0 <_Balloc>
 8008410:	4602      	mov	r2, r0
 8008412:	b918      	cbnz	r0, 800841c <__mdiff+0x60>
 8008414:	4b31      	ldr	r3, [pc, #196]	@ (80084dc <__mdiff+0x120>)
 8008416:	f240 2145 	movw	r1, #581	@ 0x245
 800841a:	e7e3      	b.n	80083e4 <__mdiff+0x28>
 800841c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008420:	6926      	ldr	r6, [r4, #16]
 8008422:	60c5      	str	r5, [r0, #12]
 8008424:	f109 0310 	add.w	r3, r9, #16
 8008428:	f109 0514 	add.w	r5, r9, #20
 800842c:	f104 0e14 	add.w	lr, r4, #20
 8008430:	f100 0b14 	add.w	fp, r0, #20
 8008434:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008438:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	46d9      	mov	r9, fp
 8008440:	f04f 0c00 	mov.w	ip, #0
 8008444:	9b01      	ldr	r3, [sp, #4]
 8008446:	f85e 0b04 	ldr.w	r0, [lr], #4
 800844a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800844e:	9301      	str	r3, [sp, #4]
 8008450:	fa1f f38a 	uxth.w	r3, sl
 8008454:	4619      	mov	r1, r3
 8008456:	b283      	uxth	r3, r0
 8008458:	1acb      	subs	r3, r1, r3
 800845a:	0c00      	lsrs	r0, r0, #16
 800845c:	4463      	add	r3, ip
 800845e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008462:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008466:	b29b      	uxth	r3, r3
 8008468:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800846c:	4576      	cmp	r6, lr
 800846e:	f849 3b04 	str.w	r3, [r9], #4
 8008472:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008476:	d8e5      	bhi.n	8008444 <__mdiff+0x88>
 8008478:	1b33      	subs	r3, r6, r4
 800847a:	3b15      	subs	r3, #21
 800847c:	f023 0303 	bic.w	r3, r3, #3
 8008480:	3415      	adds	r4, #21
 8008482:	3304      	adds	r3, #4
 8008484:	42a6      	cmp	r6, r4
 8008486:	bf38      	it	cc
 8008488:	2304      	movcc	r3, #4
 800848a:	441d      	add	r5, r3
 800848c:	445b      	add	r3, fp
 800848e:	461e      	mov	r6, r3
 8008490:	462c      	mov	r4, r5
 8008492:	4544      	cmp	r4, r8
 8008494:	d30e      	bcc.n	80084b4 <__mdiff+0xf8>
 8008496:	f108 0103 	add.w	r1, r8, #3
 800849a:	1b49      	subs	r1, r1, r5
 800849c:	f021 0103 	bic.w	r1, r1, #3
 80084a0:	3d03      	subs	r5, #3
 80084a2:	45a8      	cmp	r8, r5
 80084a4:	bf38      	it	cc
 80084a6:	2100      	movcc	r1, #0
 80084a8:	440b      	add	r3, r1
 80084aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084ae:	b191      	cbz	r1, 80084d6 <__mdiff+0x11a>
 80084b0:	6117      	str	r7, [r2, #16]
 80084b2:	e79d      	b.n	80083f0 <__mdiff+0x34>
 80084b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80084b8:	46e6      	mov	lr, ip
 80084ba:	0c08      	lsrs	r0, r1, #16
 80084bc:	fa1c fc81 	uxtah	ip, ip, r1
 80084c0:	4471      	add	r1, lr
 80084c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80084c6:	b289      	uxth	r1, r1
 80084c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80084cc:	f846 1b04 	str.w	r1, [r6], #4
 80084d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084d4:	e7dd      	b.n	8008492 <__mdiff+0xd6>
 80084d6:	3f01      	subs	r7, #1
 80084d8:	e7e7      	b.n	80084aa <__mdiff+0xee>
 80084da:	bf00      	nop
 80084dc:	08009344 	.word	0x08009344
 80084e0:	08009355 	.word	0x08009355

080084e4 <__d2b>:
 80084e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084e8:	460f      	mov	r7, r1
 80084ea:	2101      	movs	r1, #1
 80084ec:	ec59 8b10 	vmov	r8, r9, d0
 80084f0:	4616      	mov	r6, r2
 80084f2:	f7ff fcd5 	bl	8007ea0 <_Balloc>
 80084f6:	4604      	mov	r4, r0
 80084f8:	b930      	cbnz	r0, 8008508 <__d2b+0x24>
 80084fa:	4602      	mov	r2, r0
 80084fc:	4b23      	ldr	r3, [pc, #140]	@ (800858c <__d2b+0xa8>)
 80084fe:	4824      	ldr	r0, [pc, #144]	@ (8008590 <__d2b+0xac>)
 8008500:	f240 310f 	movw	r1, #783	@ 0x30f
 8008504:	f000 fa74 	bl	80089f0 <__assert_func>
 8008508:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800850c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008510:	b10d      	cbz	r5, 8008516 <__d2b+0x32>
 8008512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008516:	9301      	str	r3, [sp, #4]
 8008518:	f1b8 0300 	subs.w	r3, r8, #0
 800851c:	d023      	beq.n	8008566 <__d2b+0x82>
 800851e:	4668      	mov	r0, sp
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	f7ff fd84 	bl	800802e <__lo0bits>
 8008526:	e9dd 1200 	ldrd	r1, r2, [sp]
 800852a:	b1d0      	cbz	r0, 8008562 <__d2b+0x7e>
 800852c:	f1c0 0320 	rsb	r3, r0, #32
 8008530:	fa02 f303 	lsl.w	r3, r2, r3
 8008534:	430b      	orrs	r3, r1
 8008536:	40c2      	lsrs	r2, r0
 8008538:	6163      	str	r3, [r4, #20]
 800853a:	9201      	str	r2, [sp, #4]
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	61a3      	str	r3, [r4, #24]
 8008540:	2b00      	cmp	r3, #0
 8008542:	bf0c      	ite	eq
 8008544:	2201      	moveq	r2, #1
 8008546:	2202      	movne	r2, #2
 8008548:	6122      	str	r2, [r4, #16]
 800854a:	b1a5      	cbz	r5, 8008576 <__d2b+0x92>
 800854c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008550:	4405      	add	r5, r0
 8008552:	603d      	str	r5, [r7, #0]
 8008554:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008558:	6030      	str	r0, [r6, #0]
 800855a:	4620      	mov	r0, r4
 800855c:	b003      	add	sp, #12
 800855e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008562:	6161      	str	r1, [r4, #20]
 8008564:	e7ea      	b.n	800853c <__d2b+0x58>
 8008566:	a801      	add	r0, sp, #4
 8008568:	f7ff fd61 	bl	800802e <__lo0bits>
 800856c:	9b01      	ldr	r3, [sp, #4]
 800856e:	6163      	str	r3, [r4, #20]
 8008570:	3020      	adds	r0, #32
 8008572:	2201      	movs	r2, #1
 8008574:	e7e8      	b.n	8008548 <__d2b+0x64>
 8008576:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800857a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800857e:	6038      	str	r0, [r7, #0]
 8008580:	6918      	ldr	r0, [r3, #16]
 8008582:	f7ff fd35 	bl	8007ff0 <__hi0bits>
 8008586:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800858a:	e7e5      	b.n	8008558 <__d2b+0x74>
 800858c:	08009344 	.word	0x08009344
 8008590:	08009355 	.word	0x08009355

08008594 <__ssputs_r>:
 8008594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008598:	688e      	ldr	r6, [r1, #8]
 800859a:	461f      	mov	r7, r3
 800859c:	42be      	cmp	r6, r7
 800859e:	680b      	ldr	r3, [r1, #0]
 80085a0:	4682      	mov	sl, r0
 80085a2:	460c      	mov	r4, r1
 80085a4:	4690      	mov	r8, r2
 80085a6:	d82d      	bhi.n	8008604 <__ssputs_r+0x70>
 80085a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80085b0:	d026      	beq.n	8008600 <__ssputs_r+0x6c>
 80085b2:	6965      	ldr	r5, [r4, #20]
 80085b4:	6909      	ldr	r1, [r1, #16]
 80085b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085ba:	eba3 0901 	sub.w	r9, r3, r1
 80085be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085c2:	1c7b      	adds	r3, r7, #1
 80085c4:	444b      	add	r3, r9
 80085c6:	106d      	asrs	r5, r5, #1
 80085c8:	429d      	cmp	r5, r3
 80085ca:	bf38      	it	cc
 80085cc:	461d      	movcc	r5, r3
 80085ce:	0553      	lsls	r3, r2, #21
 80085d0:	d527      	bpl.n	8008622 <__ssputs_r+0x8e>
 80085d2:	4629      	mov	r1, r5
 80085d4:	f7ff fbd8 	bl	8007d88 <_malloc_r>
 80085d8:	4606      	mov	r6, r0
 80085da:	b360      	cbz	r0, 8008636 <__ssputs_r+0xa2>
 80085dc:	6921      	ldr	r1, [r4, #16]
 80085de:	464a      	mov	r2, r9
 80085e0:	f7fe fcf7 	bl	8006fd2 <memcpy>
 80085e4:	89a3      	ldrh	r3, [r4, #12]
 80085e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80085ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085ee:	81a3      	strh	r3, [r4, #12]
 80085f0:	6126      	str	r6, [r4, #16]
 80085f2:	6165      	str	r5, [r4, #20]
 80085f4:	444e      	add	r6, r9
 80085f6:	eba5 0509 	sub.w	r5, r5, r9
 80085fa:	6026      	str	r6, [r4, #0]
 80085fc:	60a5      	str	r5, [r4, #8]
 80085fe:	463e      	mov	r6, r7
 8008600:	42be      	cmp	r6, r7
 8008602:	d900      	bls.n	8008606 <__ssputs_r+0x72>
 8008604:	463e      	mov	r6, r7
 8008606:	6820      	ldr	r0, [r4, #0]
 8008608:	4632      	mov	r2, r6
 800860a:	4641      	mov	r1, r8
 800860c:	f000 f9c6 	bl	800899c <memmove>
 8008610:	68a3      	ldr	r3, [r4, #8]
 8008612:	1b9b      	subs	r3, r3, r6
 8008614:	60a3      	str	r3, [r4, #8]
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	4433      	add	r3, r6
 800861a:	6023      	str	r3, [r4, #0]
 800861c:	2000      	movs	r0, #0
 800861e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008622:	462a      	mov	r2, r5
 8008624:	f000 fa28 	bl	8008a78 <_realloc_r>
 8008628:	4606      	mov	r6, r0
 800862a:	2800      	cmp	r0, #0
 800862c:	d1e0      	bne.n	80085f0 <__ssputs_r+0x5c>
 800862e:	6921      	ldr	r1, [r4, #16]
 8008630:	4650      	mov	r0, sl
 8008632:	f7ff fb35 	bl	8007ca0 <_free_r>
 8008636:	230c      	movs	r3, #12
 8008638:	f8ca 3000 	str.w	r3, [sl]
 800863c:	89a3      	ldrh	r3, [r4, #12]
 800863e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008642:	81a3      	strh	r3, [r4, #12]
 8008644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008648:	e7e9      	b.n	800861e <__ssputs_r+0x8a>
	...

0800864c <_svfiprintf_r>:
 800864c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008650:	4698      	mov	r8, r3
 8008652:	898b      	ldrh	r3, [r1, #12]
 8008654:	061b      	lsls	r3, r3, #24
 8008656:	b09d      	sub	sp, #116	@ 0x74
 8008658:	4607      	mov	r7, r0
 800865a:	460d      	mov	r5, r1
 800865c:	4614      	mov	r4, r2
 800865e:	d510      	bpl.n	8008682 <_svfiprintf_r+0x36>
 8008660:	690b      	ldr	r3, [r1, #16]
 8008662:	b973      	cbnz	r3, 8008682 <_svfiprintf_r+0x36>
 8008664:	2140      	movs	r1, #64	@ 0x40
 8008666:	f7ff fb8f 	bl	8007d88 <_malloc_r>
 800866a:	6028      	str	r0, [r5, #0]
 800866c:	6128      	str	r0, [r5, #16]
 800866e:	b930      	cbnz	r0, 800867e <_svfiprintf_r+0x32>
 8008670:	230c      	movs	r3, #12
 8008672:	603b      	str	r3, [r7, #0]
 8008674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008678:	b01d      	add	sp, #116	@ 0x74
 800867a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800867e:	2340      	movs	r3, #64	@ 0x40
 8008680:	616b      	str	r3, [r5, #20]
 8008682:	2300      	movs	r3, #0
 8008684:	9309      	str	r3, [sp, #36]	@ 0x24
 8008686:	2320      	movs	r3, #32
 8008688:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800868c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008690:	2330      	movs	r3, #48	@ 0x30
 8008692:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008830 <_svfiprintf_r+0x1e4>
 8008696:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800869a:	f04f 0901 	mov.w	r9, #1
 800869e:	4623      	mov	r3, r4
 80086a0:	469a      	mov	sl, r3
 80086a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086a6:	b10a      	cbz	r2, 80086ac <_svfiprintf_r+0x60>
 80086a8:	2a25      	cmp	r2, #37	@ 0x25
 80086aa:	d1f9      	bne.n	80086a0 <_svfiprintf_r+0x54>
 80086ac:	ebba 0b04 	subs.w	fp, sl, r4
 80086b0:	d00b      	beq.n	80086ca <_svfiprintf_r+0x7e>
 80086b2:	465b      	mov	r3, fp
 80086b4:	4622      	mov	r2, r4
 80086b6:	4629      	mov	r1, r5
 80086b8:	4638      	mov	r0, r7
 80086ba:	f7ff ff6b 	bl	8008594 <__ssputs_r>
 80086be:	3001      	adds	r0, #1
 80086c0:	f000 80a7 	beq.w	8008812 <_svfiprintf_r+0x1c6>
 80086c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086c6:	445a      	add	r2, fp
 80086c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80086ca:	f89a 3000 	ldrb.w	r3, [sl]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 809f 	beq.w	8008812 <_svfiprintf_r+0x1c6>
 80086d4:	2300      	movs	r3, #0
 80086d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80086da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086de:	f10a 0a01 	add.w	sl, sl, #1
 80086e2:	9304      	str	r3, [sp, #16]
 80086e4:	9307      	str	r3, [sp, #28]
 80086e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80086ec:	4654      	mov	r4, sl
 80086ee:	2205      	movs	r2, #5
 80086f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086f4:	484e      	ldr	r0, [pc, #312]	@ (8008830 <_svfiprintf_r+0x1e4>)
 80086f6:	f7f7 fd73 	bl	80001e0 <memchr>
 80086fa:	9a04      	ldr	r2, [sp, #16]
 80086fc:	b9d8      	cbnz	r0, 8008736 <_svfiprintf_r+0xea>
 80086fe:	06d0      	lsls	r0, r2, #27
 8008700:	bf44      	itt	mi
 8008702:	2320      	movmi	r3, #32
 8008704:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008708:	0711      	lsls	r1, r2, #28
 800870a:	bf44      	itt	mi
 800870c:	232b      	movmi	r3, #43	@ 0x2b
 800870e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008712:	f89a 3000 	ldrb.w	r3, [sl]
 8008716:	2b2a      	cmp	r3, #42	@ 0x2a
 8008718:	d015      	beq.n	8008746 <_svfiprintf_r+0xfa>
 800871a:	9a07      	ldr	r2, [sp, #28]
 800871c:	4654      	mov	r4, sl
 800871e:	2000      	movs	r0, #0
 8008720:	f04f 0c0a 	mov.w	ip, #10
 8008724:	4621      	mov	r1, r4
 8008726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800872a:	3b30      	subs	r3, #48	@ 0x30
 800872c:	2b09      	cmp	r3, #9
 800872e:	d94b      	bls.n	80087c8 <_svfiprintf_r+0x17c>
 8008730:	b1b0      	cbz	r0, 8008760 <_svfiprintf_r+0x114>
 8008732:	9207      	str	r2, [sp, #28]
 8008734:	e014      	b.n	8008760 <_svfiprintf_r+0x114>
 8008736:	eba0 0308 	sub.w	r3, r0, r8
 800873a:	fa09 f303 	lsl.w	r3, r9, r3
 800873e:	4313      	orrs	r3, r2
 8008740:	9304      	str	r3, [sp, #16]
 8008742:	46a2      	mov	sl, r4
 8008744:	e7d2      	b.n	80086ec <_svfiprintf_r+0xa0>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	1d19      	adds	r1, r3, #4
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	9103      	str	r1, [sp, #12]
 800874e:	2b00      	cmp	r3, #0
 8008750:	bfbb      	ittet	lt
 8008752:	425b      	neglt	r3, r3
 8008754:	f042 0202 	orrlt.w	r2, r2, #2
 8008758:	9307      	strge	r3, [sp, #28]
 800875a:	9307      	strlt	r3, [sp, #28]
 800875c:	bfb8      	it	lt
 800875e:	9204      	strlt	r2, [sp, #16]
 8008760:	7823      	ldrb	r3, [r4, #0]
 8008762:	2b2e      	cmp	r3, #46	@ 0x2e
 8008764:	d10a      	bne.n	800877c <_svfiprintf_r+0x130>
 8008766:	7863      	ldrb	r3, [r4, #1]
 8008768:	2b2a      	cmp	r3, #42	@ 0x2a
 800876a:	d132      	bne.n	80087d2 <_svfiprintf_r+0x186>
 800876c:	9b03      	ldr	r3, [sp, #12]
 800876e:	1d1a      	adds	r2, r3, #4
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	9203      	str	r2, [sp, #12]
 8008774:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008778:	3402      	adds	r4, #2
 800877a:	9305      	str	r3, [sp, #20]
 800877c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008840 <_svfiprintf_r+0x1f4>
 8008780:	7821      	ldrb	r1, [r4, #0]
 8008782:	2203      	movs	r2, #3
 8008784:	4650      	mov	r0, sl
 8008786:	f7f7 fd2b 	bl	80001e0 <memchr>
 800878a:	b138      	cbz	r0, 800879c <_svfiprintf_r+0x150>
 800878c:	9b04      	ldr	r3, [sp, #16]
 800878e:	eba0 000a 	sub.w	r0, r0, sl
 8008792:	2240      	movs	r2, #64	@ 0x40
 8008794:	4082      	lsls	r2, r0
 8008796:	4313      	orrs	r3, r2
 8008798:	3401      	adds	r4, #1
 800879a:	9304      	str	r3, [sp, #16]
 800879c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a0:	4824      	ldr	r0, [pc, #144]	@ (8008834 <_svfiprintf_r+0x1e8>)
 80087a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087a6:	2206      	movs	r2, #6
 80087a8:	f7f7 fd1a 	bl	80001e0 <memchr>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	d036      	beq.n	800881e <_svfiprintf_r+0x1d2>
 80087b0:	4b21      	ldr	r3, [pc, #132]	@ (8008838 <_svfiprintf_r+0x1ec>)
 80087b2:	bb1b      	cbnz	r3, 80087fc <_svfiprintf_r+0x1b0>
 80087b4:	9b03      	ldr	r3, [sp, #12]
 80087b6:	3307      	adds	r3, #7
 80087b8:	f023 0307 	bic.w	r3, r3, #7
 80087bc:	3308      	adds	r3, #8
 80087be:	9303      	str	r3, [sp, #12]
 80087c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c2:	4433      	add	r3, r6
 80087c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80087c6:	e76a      	b.n	800869e <_svfiprintf_r+0x52>
 80087c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80087cc:	460c      	mov	r4, r1
 80087ce:	2001      	movs	r0, #1
 80087d0:	e7a8      	b.n	8008724 <_svfiprintf_r+0xd8>
 80087d2:	2300      	movs	r3, #0
 80087d4:	3401      	adds	r4, #1
 80087d6:	9305      	str	r3, [sp, #20]
 80087d8:	4619      	mov	r1, r3
 80087da:	f04f 0c0a 	mov.w	ip, #10
 80087de:	4620      	mov	r0, r4
 80087e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087e4:	3a30      	subs	r2, #48	@ 0x30
 80087e6:	2a09      	cmp	r2, #9
 80087e8:	d903      	bls.n	80087f2 <_svfiprintf_r+0x1a6>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d0c6      	beq.n	800877c <_svfiprintf_r+0x130>
 80087ee:	9105      	str	r1, [sp, #20]
 80087f0:	e7c4      	b.n	800877c <_svfiprintf_r+0x130>
 80087f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80087f6:	4604      	mov	r4, r0
 80087f8:	2301      	movs	r3, #1
 80087fa:	e7f0      	b.n	80087de <_svfiprintf_r+0x192>
 80087fc:	ab03      	add	r3, sp, #12
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	462a      	mov	r2, r5
 8008802:	4b0e      	ldr	r3, [pc, #56]	@ (800883c <_svfiprintf_r+0x1f0>)
 8008804:	a904      	add	r1, sp, #16
 8008806:	4638      	mov	r0, r7
 8008808:	f7fd fe86 	bl	8006518 <_printf_float>
 800880c:	1c42      	adds	r2, r0, #1
 800880e:	4606      	mov	r6, r0
 8008810:	d1d6      	bne.n	80087c0 <_svfiprintf_r+0x174>
 8008812:	89ab      	ldrh	r3, [r5, #12]
 8008814:	065b      	lsls	r3, r3, #25
 8008816:	f53f af2d 	bmi.w	8008674 <_svfiprintf_r+0x28>
 800881a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800881c:	e72c      	b.n	8008678 <_svfiprintf_r+0x2c>
 800881e:	ab03      	add	r3, sp, #12
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	462a      	mov	r2, r5
 8008824:	4b05      	ldr	r3, [pc, #20]	@ (800883c <_svfiprintf_r+0x1f0>)
 8008826:	a904      	add	r1, sp, #16
 8008828:	4638      	mov	r0, r7
 800882a:	f7fe f90d 	bl	8006a48 <_printf_i>
 800882e:	e7ed      	b.n	800880c <_svfiprintf_r+0x1c0>
 8008830:	080093ae 	.word	0x080093ae
 8008834:	080093b8 	.word	0x080093b8
 8008838:	08006519 	.word	0x08006519
 800883c:	08008595 	.word	0x08008595
 8008840:	080093b4 	.word	0x080093b4

08008844 <__sflush_r>:
 8008844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800884c:	0716      	lsls	r6, r2, #28
 800884e:	4605      	mov	r5, r0
 8008850:	460c      	mov	r4, r1
 8008852:	d454      	bmi.n	80088fe <__sflush_r+0xba>
 8008854:	684b      	ldr	r3, [r1, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	dc02      	bgt.n	8008860 <__sflush_r+0x1c>
 800885a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800885c:	2b00      	cmp	r3, #0
 800885e:	dd48      	ble.n	80088f2 <__sflush_r+0xae>
 8008860:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008862:	2e00      	cmp	r6, #0
 8008864:	d045      	beq.n	80088f2 <__sflush_r+0xae>
 8008866:	2300      	movs	r3, #0
 8008868:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800886c:	682f      	ldr	r7, [r5, #0]
 800886e:	6a21      	ldr	r1, [r4, #32]
 8008870:	602b      	str	r3, [r5, #0]
 8008872:	d030      	beq.n	80088d6 <__sflush_r+0x92>
 8008874:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	0759      	lsls	r1, r3, #29
 800887a:	d505      	bpl.n	8008888 <__sflush_r+0x44>
 800887c:	6863      	ldr	r3, [r4, #4]
 800887e:	1ad2      	subs	r2, r2, r3
 8008880:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008882:	b10b      	cbz	r3, 8008888 <__sflush_r+0x44>
 8008884:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008886:	1ad2      	subs	r2, r2, r3
 8008888:	2300      	movs	r3, #0
 800888a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800888c:	6a21      	ldr	r1, [r4, #32]
 800888e:	4628      	mov	r0, r5
 8008890:	47b0      	blx	r6
 8008892:	1c43      	adds	r3, r0, #1
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	d106      	bne.n	80088a6 <__sflush_r+0x62>
 8008898:	6829      	ldr	r1, [r5, #0]
 800889a:	291d      	cmp	r1, #29
 800889c:	d82b      	bhi.n	80088f6 <__sflush_r+0xb2>
 800889e:	4a2a      	ldr	r2, [pc, #168]	@ (8008948 <__sflush_r+0x104>)
 80088a0:	40ca      	lsrs	r2, r1
 80088a2:	07d6      	lsls	r6, r2, #31
 80088a4:	d527      	bpl.n	80088f6 <__sflush_r+0xb2>
 80088a6:	2200      	movs	r2, #0
 80088a8:	6062      	str	r2, [r4, #4]
 80088aa:	04d9      	lsls	r1, r3, #19
 80088ac:	6922      	ldr	r2, [r4, #16]
 80088ae:	6022      	str	r2, [r4, #0]
 80088b0:	d504      	bpl.n	80088bc <__sflush_r+0x78>
 80088b2:	1c42      	adds	r2, r0, #1
 80088b4:	d101      	bne.n	80088ba <__sflush_r+0x76>
 80088b6:	682b      	ldr	r3, [r5, #0]
 80088b8:	b903      	cbnz	r3, 80088bc <__sflush_r+0x78>
 80088ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80088bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088be:	602f      	str	r7, [r5, #0]
 80088c0:	b1b9      	cbz	r1, 80088f2 <__sflush_r+0xae>
 80088c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088c6:	4299      	cmp	r1, r3
 80088c8:	d002      	beq.n	80088d0 <__sflush_r+0x8c>
 80088ca:	4628      	mov	r0, r5
 80088cc:	f7ff f9e8 	bl	8007ca0 <_free_r>
 80088d0:	2300      	movs	r3, #0
 80088d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80088d4:	e00d      	b.n	80088f2 <__sflush_r+0xae>
 80088d6:	2301      	movs	r3, #1
 80088d8:	4628      	mov	r0, r5
 80088da:	47b0      	blx	r6
 80088dc:	4602      	mov	r2, r0
 80088de:	1c50      	adds	r0, r2, #1
 80088e0:	d1c9      	bne.n	8008876 <__sflush_r+0x32>
 80088e2:	682b      	ldr	r3, [r5, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d0c6      	beq.n	8008876 <__sflush_r+0x32>
 80088e8:	2b1d      	cmp	r3, #29
 80088ea:	d001      	beq.n	80088f0 <__sflush_r+0xac>
 80088ec:	2b16      	cmp	r3, #22
 80088ee:	d11e      	bne.n	800892e <__sflush_r+0xea>
 80088f0:	602f      	str	r7, [r5, #0]
 80088f2:	2000      	movs	r0, #0
 80088f4:	e022      	b.n	800893c <__sflush_r+0xf8>
 80088f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088fa:	b21b      	sxth	r3, r3
 80088fc:	e01b      	b.n	8008936 <__sflush_r+0xf2>
 80088fe:	690f      	ldr	r7, [r1, #16]
 8008900:	2f00      	cmp	r7, #0
 8008902:	d0f6      	beq.n	80088f2 <__sflush_r+0xae>
 8008904:	0793      	lsls	r3, r2, #30
 8008906:	680e      	ldr	r6, [r1, #0]
 8008908:	bf08      	it	eq
 800890a:	694b      	ldreq	r3, [r1, #20]
 800890c:	600f      	str	r7, [r1, #0]
 800890e:	bf18      	it	ne
 8008910:	2300      	movne	r3, #0
 8008912:	eba6 0807 	sub.w	r8, r6, r7
 8008916:	608b      	str	r3, [r1, #8]
 8008918:	f1b8 0f00 	cmp.w	r8, #0
 800891c:	dde9      	ble.n	80088f2 <__sflush_r+0xae>
 800891e:	6a21      	ldr	r1, [r4, #32]
 8008920:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008922:	4643      	mov	r3, r8
 8008924:	463a      	mov	r2, r7
 8008926:	4628      	mov	r0, r5
 8008928:	47b0      	blx	r6
 800892a:	2800      	cmp	r0, #0
 800892c:	dc08      	bgt.n	8008940 <__sflush_r+0xfc>
 800892e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800893c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008940:	4407      	add	r7, r0
 8008942:	eba8 0800 	sub.w	r8, r8, r0
 8008946:	e7e7      	b.n	8008918 <__sflush_r+0xd4>
 8008948:	20400001 	.word	0x20400001

0800894c <_fflush_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	b913      	cbnz	r3, 800895c <_fflush_r+0x10>
 8008956:	2500      	movs	r5, #0
 8008958:	4628      	mov	r0, r5
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	b118      	cbz	r0, 8008966 <_fflush_r+0x1a>
 800895e:	6a03      	ldr	r3, [r0, #32]
 8008960:	b90b      	cbnz	r3, 8008966 <_fflush_r+0x1a>
 8008962:	f7fe fa1b 	bl	8006d9c <__sinit>
 8008966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d0f3      	beq.n	8008956 <_fflush_r+0xa>
 800896e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008970:	07d0      	lsls	r0, r2, #31
 8008972:	d404      	bmi.n	800897e <_fflush_r+0x32>
 8008974:	0599      	lsls	r1, r3, #22
 8008976:	d402      	bmi.n	800897e <_fflush_r+0x32>
 8008978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800897a:	f7fe fb28 	bl	8006fce <__retarget_lock_acquire_recursive>
 800897e:	4628      	mov	r0, r5
 8008980:	4621      	mov	r1, r4
 8008982:	f7ff ff5f 	bl	8008844 <__sflush_r>
 8008986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008988:	07da      	lsls	r2, r3, #31
 800898a:	4605      	mov	r5, r0
 800898c:	d4e4      	bmi.n	8008958 <_fflush_r+0xc>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	059b      	lsls	r3, r3, #22
 8008992:	d4e1      	bmi.n	8008958 <_fflush_r+0xc>
 8008994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008996:	f7fe fb1b 	bl	8006fd0 <__retarget_lock_release_recursive>
 800899a:	e7dd      	b.n	8008958 <_fflush_r+0xc>

0800899c <memmove>:
 800899c:	4288      	cmp	r0, r1
 800899e:	b510      	push	{r4, lr}
 80089a0:	eb01 0402 	add.w	r4, r1, r2
 80089a4:	d902      	bls.n	80089ac <memmove+0x10>
 80089a6:	4284      	cmp	r4, r0
 80089a8:	4623      	mov	r3, r4
 80089aa:	d807      	bhi.n	80089bc <memmove+0x20>
 80089ac:	1e43      	subs	r3, r0, #1
 80089ae:	42a1      	cmp	r1, r4
 80089b0:	d008      	beq.n	80089c4 <memmove+0x28>
 80089b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089ba:	e7f8      	b.n	80089ae <memmove+0x12>
 80089bc:	4402      	add	r2, r0
 80089be:	4601      	mov	r1, r0
 80089c0:	428a      	cmp	r2, r1
 80089c2:	d100      	bne.n	80089c6 <memmove+0x2a>
 80089c4:	bd10      	pop	{r4, pc}
 80089c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ce:	e7f7      	b.n	80089c0 <memmove+0x24>

080089d0 <_sbrk_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4d06      	ldr	r5, [pc, #24]	@ (80089ec <_sbrk_r+0x1c>)
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	602b      	str	r3, [r5, #0]
 80089dc:	f7f9 f8a0 	bl	8001b20 <_sbrk>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d102      	bne.n	80089ea <_sbrk_r+0x1a>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	b103      	cbz	r3, 80089ea <_sbrk_r+0x1a>
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
 80089ec:	20004644 	.word	0x20004644

080089f0 <__assert_func>:
 80089f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089f2:	4614      	mov	r4, r2
 80089f4:	461a      	mov	r2, r3
 80089f6:	4b09      	ldr	r3, [pc, #36]	@ (8008a1c <__assert_func+0x2c>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4605      	mov	r5, r0
 80089fc:	68d8      	ldr	r0, [r3, #12]
 80089fe:	b14c      	cbz	r4, 8008a14 <__assert_func+0x24>
 8008a00:	4b07      	ldr	r3, [pc, #28]	@ (8008a20 <__assert_func+0x30>)
 8008a02:	9100      	str	r1, [sp, #0]
 8008a04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a08:	4906      	ldr	r1, [pc, #24]	@ (8008a24 <__assert_func+0x34>)
 8008a0a:	462b      	mov	r3, r5
 8008a0c:	f000 f870 	bl	8008af0 <fiprintf>
 8008a10:	f000 f880 	bl	8008b14 <abort>
 8008a14:	4b04      	ldr	r3, [pc, #16]	@ (8008a28 <__assert_func+0x38>)
 8008a16:	461c      	mov	r4, r3
 8008a18:	e7f3      	b.n	8008a02 <__assert_func+0x12>
 8008a1a:	bf00      	nop
 8008a1c:	2000001c 	.word	0x2000001c
 8008a20:	080093c9 	.word	0x080093c9
 8008a24:	080093d6 	.word	0x080093d6
 8008a28:	08009404 	.word	0x08009404

08008a2c <_calloc_r>:
 8008a2c:	b570      	push	{r4, r5, r6, lr}
 8008a2e:	fba1 5402 	umull	r5, r4, r1, r2
 8008a32:	b934      	cbnz	r4, 8008a42 <_calloc_r+0x16>
 8008a34:	4629      	mov	r1, r5
 8008a36:	f7ff f9a7 	bl	8007d88 <_malloc_r>
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	b928      	cbnz	r0, 8008a4a <_calloc_r+0x1e>
 8008a3e:	4630      	mov	r0, r6
 8008a40:	bd70      	pop	{r4, r5, r6, pc}
 8008a42:	220c      	movs	r2, #12
 8008a44:	6002      	str	r2, [r0, #0]
 8008a46:	2600      	movs	r6, #0
 8008a48:	e7f9      	b.n	8008a3e <_calloc_r+0x12>
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	4621      	mov	r1, r4
 8008a4e:	f7fe fa40 	bl	8006ed2 <memset>
 8008a52:	e7f4      	b.n	8008a3e <_calloc_r+0x12>

08008a54 <__ascii_mbtowc>:
 8008a54:	b082      	sub	sp, #8
 8008a56:	b901      	cbnz	r1, 8008a5a <__ascii_mbtowc+0x6>
 8008a58:	a901      	add	r1, sp, #4
 8008a5a:	b142      	cbz	r2, 8008a6e <__ascii_mbtowc+0x1a>
 8008a5c:	b14b      	cbz	r3, 8008a72 <__ascii_mbtowc+0x1e>
 8008a5e:	7813      	ldrb	r3, [r2, #0]
 8008a60:	600b      	str	r3, [r1, #0]
 8008a62:	7812      	ldrb	r2, [r2, #0]
 8008a64:	1e10      	subs	r0, r2, #0
 8008a66:	bf18      	it	ne
 8008a68:	2001      	movne	r0, #1
 8008a6a:	b002      	add	sp, #8
 8008a6c:	4770      	bx	lr
 8008a6e:	4610      	mov	r0, r2
 8008a70:	e7fb      	b.n	8008a6a <__ascii_mbtowc+0x16>
 8008a72:	f06f 0001 	mvn.w	r0, #1
 8008a76:	e7f8      	b.n	8008a6a <__ascii_mbtowc+0x16>

08008a78 <_realloc_r>:
 8008a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a7c:	4607      	mov	r7, r0
 8008a7e:	4614      	mov	r4, r2
 8008a80:	460d      	mov	r5, r1
 8008a82:	b921      	cbnz	r1, 8008a8e <_realloc_r+0x16>
 8008a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a88:	4611      	mov	r1, r2
 8008a8a:	f7ff b97d 	b.w	8007d88 <_malloc_r>
 8008a8e:	b92a      	cbnz	r2, 8008a9c <_realloc_r+0x24>
 8008a90:	f7ff f906 	bl	8007ca0 <_free_r>
 8008a94:	4625      	mov	r5, r4
 8008a96:	4628      	mov	r0, r5
 8008a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a9c:	f000 f841 	bl	8008b22 <_malloc_usable_size_r>
 8008aa0:	4284      	cmp	r4, r0
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	d802      	bhi.n	8008aac <_realloc_r+0x34>
 8008aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008aaa:	d8f4      	bhi.n	8008a96 <_realloc_r+0x1e>
 8008aac:	4621      	mov	r1, r4
 8008aae:	4638      	mov	r0, r7
 8008ab0:	f7ff f96a 	bl	8007d88 <_malloc_r>
 8008ab4:	4680      	mov	r8, r0
 8008ab6:	b908      	cbnz	r0, 8008abc <_realloc_r+0x44>
 8008ab8:	4645      	mov	r5, r8
 8008aba:	e7ec      	b.n	8008a96 <_realloc_r+0x1e>
 8008abc:	42b4      	cmp	r4, r6
 8008abe:	4622      	mov	r2, r4
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	bf28      	it	cs
 8008ac4:	4632      	movcs	r2, r6
 8008ac6:	f7fe fa84 	bl	8006fd2 <memcpy>
 8008aca:	4629      	mov	r1, r5
 8008acc:	4638      	mov	r0, r7
 8008ace:	f7ff f8e7 	bl	8007ca0 <_free_r>
 8008ad2:	e7f1      	b.n	8008ab8 <_realloc_r+0x40>

08008ad4 <__ascii_wctomb>:
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	4608      	mov	r0, r1
 8008ad8:	b141      	cbz	r1, 8008aec <__ascii_wctomb+0x18>
 8008ada:	2aff      	cmp	r2, #255	@ 0xff
 8008adc:	d904      	bls.n	8008ae8 <__ascii_wctomb+0x14>
 8008ade:	228a      	movs	r2, #138	@ 0x8a
 8008ae0:	601a      	str	r2, [r3, #0]
 8008ae2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ae6:	4770      	bx	lr
 8008ae8:	700a      	strb	r2, [r1, #0]
 8008aea:	2001      	movs	r0, #1
 8008aec:	4770      	bx	lr
	...

08008af0 <fiprintf>:
 8008af0:	b40e      	push	{r1, r2, r3}
 8008af2:	b503      	push	{r0, r1, lr}
 8008af4:	4601      	mov	r1, r0
 8008af6:	ab03      	add	r3, sp, #12
 8008af8:	4805      	ldr	r0, [pc, #20]	@ (8008b10 <fiprintf+0x20>)
 8008afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008afe:	6800      	ldr	r0, [r0, #0]
 8008b00:	9301      	str	r3, [sp, #4]
 8008b02:	f000 f83f 	bl	8008b84 <_vfiprintf_r>
 8008b06:	b002      	add	sp, #8
 8008b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b0c:	b003      	add	sp, #12
 8008b0e:	4770      	bx	lr
 8008b10:	2000001c 	.word	0x2000001c

08008b14 <abort>:
 8008b14:	b508      	push	{r3, lr}
 8008b16:	2006      	movs	r0, #6
 8008b18:	f000 fa08 	bl	8008f2c <raise>
 8008b1c:	2001      	movs	r0, #1
 8008b1e:	f7f8 ff87 	bl	8001a30 <_exit>

08008b22 <_malloc_usable_size_r>:
 8008b22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b26:	1f18      	subs	r0, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	bfbc      	itt	lt
 8008b2c:	580b      	ldrlt	r3, [r1, r0]
 8008b2e:	18c0      	addlt	r0, r0, r3
 8008b30:	4770      	bx	lr

08008b32 <__sfputc_r>:
 8008b32:	6893      	ldr	r3, [r2, #8]
 8008b34:	3b01      	subs	r3, #1
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	b410      	push	{r4}
 8008b3a:	6093      	str	r3, [r2, #8]
 8008b3c:	da08      	bge.n	8008b50 <__sfputc_r+0x1e>
 8008b3e:	6994      	ldr	r4, [r2, #24]
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	db01      	blt.n	8008b48 <__sfputc_r+0x16>
 8008b44:	290a      	cmp	r1, #10
 8008b46:	d103      	bne.n	8008b50 <__sfputc_r+0x1e>
 8008b48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b4c:	f000 b932 	b.w	8008db4 <__swbuf_r>
 8008b50:	6813      	ldr	r3, [r2, #0]
 8008b52:	1c58      	adds	r0, r3, #1
 8008b54:	6010      	str	r0, [r2, #0]
 8008b56:	7019      	strb	r1, [r3, #0]
 8008b58:	4608      	mov	r0, r1
 8008b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <__sfputs_r>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	4606      	mov	r6, r0
 8008b64:	460f      	mov	r7, r1
 8008b66:	4614      	mov	r4, r2
 8008b68:	18d5      	adds	r5, r2, r3
 8008b6a:	42ac      	cmp	r4, r5
 8008b6c:	d101      	bne.n	8008b72 <__sfputs_r+0x12>
 8008b6e:	2000      	movs	r0, #0
 8008b70:	e007      	b.n	8008b82 <__sfputs_r+0x22>
 8008b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b76:	463a      	mov	r2, r7
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f7ff ffda 	bl	8008b32 <__sfputc_r>
 8008b7e:	1c43      	adds	r3, r0, #1
 8008b80:	d1f3      	bne.n	8008b6a <__sfputs_r+0xa>
 8008b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b84 <_vfiprintf_r>:
 8008b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b88:	460d      	mov	r5, r1
 8008b8a:	b09d      	sub	sp, #116	@ 0x74
 8008b8c:	4614      	mov	r4, r2
 8008b8e:	4698      	mov	r8, r3
 8008b90:	4606      	mov	r6, r0
 8008b92:	b118      	cbz	r0, 8008b9c <_vfiprintf_r+0x18>
 8008b94:	6a03      	ldr	r3, [r0, #32]
 8008b96:	b90b      	cbnz	r3, 8008b9c <_vfiprintf_r+0x18>
 8008b98:	f7fe f900 	bl	8006d9c <__sinit>
 8008b9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b9e:	07d9      	lsls	r1, r3, #31
 8008ba0:	d405      	bmi.n	8008bae <_vfiprintf_r+0x2a>
 8008ba2:	89ab      	ldrh	r3, [r5, #12]
 8008ba4:	059a      	lsls	r2, r3, #22
 8008ba6:	d402      	bmi.n	8008bae <_vfiprintf_r+0x2a>
 8008ba8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008baa:	f7fe fa10 	bl	8006fce <__retarget_lock_acquire_recursive>
 8008bae:	89ab      	ldrh	r3, [r5, #12]
 8008bb0:	071b      	lsls	r3, r3, #28
 8008bb2:	d501      	bpl.n	8008bb8 <_vfiprintf_r+0x34>
 8008bb4:	692b      	ldr	r3, [r5, #16]
 8008bb6:	b99b      	cbnz	r3, 8008be0 <_vfiprintf_r+0x5c>
 8008bb8:	4629      	mov	r1, r5
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f000 f938 	bl	8008e30 <__swsetup_r>
 8008bc0:	b170      	cbz	r0, 8008be0 <_vfiprintf_r+0x5c>
 8008bc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bc4:	07dc      	lsls	r4, r3, #31
 8008bc6:	d504      	bpl.n	8008bd2 <_vfiprintf_r+0x4e>
 8008bc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008bcc:	b01d      	add	sp, #116	@ 0x74
 8008bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd2:	89ab      	ldrh	r3, [r5, #12]
 8008bd4:	0598      	lsls	r0, r3, #22
 8008bd6:	d4f7      	bmi.n	8008bc8 <_vfiprintf_r+0x44>
 8008bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bda:	f7fe f9f9 	bl	8006fd0 <__retarget_lock_release_recursive>
 8008bde:	e7f3      	b.n	8008bc8 <_vfiprintf_r+0x44>
 8008be0:	2300      	movs	r3, #0
 8008be2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008be4:	2320      	movs	r3, #32
 8008be6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bea:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bee:	2330      	movs	r3, #48	@ 0x30
 8008bf0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008da0 <_vfiprintf_r+0x21c>
 8008bf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bf8:	f04f 0901 	mov.w	r9, #1
 8008bfc:	4623      	mov	r3, r4
 8008bfe:	469a      	mov	sl, r3
 8008c00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c04:	b10a      	cbz	r2, 8008c0a <_vfiprintf_r+0x86>
 8008c06:	2a25      	cmp	r2, #37	@ 0x25
 8008c08:	d1f9      	bne.n	8008bfe <_vfiprintf_r+0x7a>
 8008c0a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c0e:	d00b      	beq.n	8008c28 <_vfiprintf_r+0xa4>
 8008c10:	465b      	mov	r3, fp
 8008c12:	4622      	mov	r2, r4
 8008c14:	4629      	mov	r1, r5
 8008c16:	4630      	mov	r0, r6
 8008c18:	f7ff ffa2 	bl	8008b60 <__sfputs_r>
 8008c1c:	3001      	adds	r0, #1
 8008c1e:	f000 80a7 	beq.w	8008d70 <_vfiprintf_r+0x1ec>
 8008c22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c24:	445a      	add	r2, fp
 8008c26:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c28:	f89a 3000 	ldrb.w	r3, [sl]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 809f 	beq.w	8008d70 <_vfiprintf_r+0x1ec>
 8008c32:	2300      	movs	r3, #0
 8008c34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c3c:	f10a 0a01 	add.w	sl, sl, #1
 8008c40:	9304      	str	r3, [sp, #16]
 8008c42:	9307      	str	r3, [sp, #28]
 8008c44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c48:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c4a:	4654      	mov	r4, sl
 8008c4c:	2205      	movs	r2, #5
 8008c4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c52:	4853      	ldr	r0, [pc, #332]	@ (8008da0 <_vfiprintf_r+0x21c>)
 8008c54:	f7f7 fac4 	bl	80001e0 <memchr>
 8008c58:	9a04      	ldr	r2, [sp, #16]
 8008c5a:	b9d8      	cbnz	r0, 8008c94 <_vfiprintf_r+0x110>
 8008c5c:	06d1      	lsls	r1, r2, #27
 8008c5e:	bf44      	itt	mi
 8008c60:	2320      	movmi	r3, #32
 8008c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c66:	0713      	lsls	r3, r2, #28
 8008c68:	bf44      	itt	mi
 8008c6a:	232b      	movmi	r3, #43	@ 0x2b
 8008c6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c70:	f89a 3000 	ldrb.w	r3, [sl]
 8008c74:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c76:	d015      	beq.n	8008ca4 <_vfiprintf_r+0x120>
 8008c78:	9a07      	ldr	r2, [sp, #28]
 8008c7a:	4654      	mov	r4, sl
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f04f 0c0a 	mov.w	ip, #10
 8008c82:	4621      	mov	r1, r4
 8008c84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c88:	3b30      	subs	r3, #48	@ 0x30
 8008c8a:	2b09      	cmp	r3, #9
 8008c8c:	d94b      	bls.n	8008d26 <_vfiprintf_r+0x1a2>
 8008c8e:	b1b0      	cbz	r0, 8008cbe <_vfiprintf_r+0x13a>
 8008c90:	9207      	str	r2, [sp, #28]
 8008c92:	e014      	b.n	8008cbe <_vfiprintf_r+0x13a>
 8008c94:	eba0 0308 	sub.w	r3, r0, r8
 8008c98:	fa09 f303 	lsl.w	r3, r9, r3
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	9304      	str	r3, [sp, #16]
 8008ca0:	46a2      	mov	sl, r4
 8008ca2:	e7d2      	b.n	8008c4a <_vfiprintf_r+0xc6>
 8008ca4:	9b03      	ldr	r3, [sp, #12]
 8008ca6:	1d19      	adds	r1, r3, #4
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	9103      	str	r1, [sp, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	bfbb      	ittet	lt
 8008cb0:	425b      	neglt	r3, r3
 8008cb2:	f042 0202 	orrlt.w	r2, r2, #2
 8008cb6:	9307      	strge	r3, [sp, #28]
 8008cb8:	9307      	strlt	r3, [sp, #28]
 8008cba:	bfb8      	it	lt
 8008cbc:	9204      	strlt	r2, [sp, #16]
 8008cbe:	7823      	ldrb	r3, [r4, #0]
 8008cc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cc2:	d10a      	bne.n	8008cda <_vfiprintf_r+0x156>
 8008cc4:	7863      	ldrb	r3, [r4, #1]
 8008cc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cc8:	d132      	bne.n	8008d30 <_vfiprintf_r+0x1ac>
 8008cca:	9b03      	ldr	r3, [sp, #12]
 8008ccc:	1d1a      	adds	r2, r3, #4
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	9203      	str	r2, [sp, #12]
 8008cd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cd6:	3402      	adds	r4, #2
 8008cd8:	9305      	str	r3, [sp, #20]
 8008cda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008db0 <_vfiprintf_r+0x22c>
 8008cde:	7821      	ldrb	r1, [r4, #0]
 8008ce0:	2203      	movs	r2, #3
 8008ce2:	4650      	mov	r0, sl
 8008ce4:	f7f7 fa7c 	bl	80001e0 <memchr>
 8008ce8:	b138      	cbz	r0, 8008cfa <_vfiprintf_r+0x176>
 8008cea:	9b04      	ldr	r3, [sp, #16]
 8008cec:	eba0 000a 	sub.w	r0, r0, sl
 8008cf0:	2240      	movs	r2, #64	@ 0x40
 8008cf2:	4082      	lsls	r2, r0
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	3401      	adds	r4, #1
 8008cf8:	9304      	str	r3, [sp, #16]
 8008cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cfe:	4829      	ldr	r0, [pc, #164]	@ (8008da4 <_vfiprintf_r+0x220>)
 8008d00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d04:	2206      	movs	r2, #6
 8008d06:	f7f7 fa6b 	bl	80001e0 <memchr>
 8008d0a:	2800      	cmp	r0, #0
 8008d0c:	d03f      	beq.n	8008d8e <_vfiprintf_r+0x20a>
 8008d0e:	4b26      	ldr	r3, [pc, #152]	@ (8008da8 <_vfiprintf_r+0x224>)
 8008d10:	bb1b      	cbnz	r3, 8008d5a <_vfiprintf_r+0x1d6>
 8008d12:	9b03      	ldr	r3, [sp, #12]
 8008d14:	3307      	adds	r3, #7
 8008d16:	f023 0307 	bic.w	r3, r3, #7
 8008d1a:	3308      	adds	r3, #8
 8008d1c:	9303      	str	r3, [sp, #12]
 8008d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d20:	443b      	add	r3, r7
 8008d22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d24:	e76a      	b.n	8008bfc <_vfiprintf_r+0x78>
 8008d26:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d2a:	460c      	mov	r4, r1
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	e7a8      	b.n	8008c82 <_vfiprintf_r+0xfe>
 8008d30:	2300      	movs	r3, #0
 8008d32:	3401      	adds	r4, #1
 8008d34:	9305      	str	r3, [sp, #20]
 8008d36:	4619      	mov	r1, r3
 8008d38:	f04f 0c0a 	mov.w	ip, #10
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d42:	3a30      	subs	r2, #48	@ 0x30
 8008d44:	2a09      	cmp	r2, #9
 8008d46:	d903      	bls.n	8008d50 <_vfiprintf_r+0x1cc>
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d0c6      	beq.n	8008cda <_vfiprintf_r+0x156>
 8008d4c:	9105      	str	r1, [sp, #20]
 8008d4e:	e7c4      	b.n	8008cda <_vfiprintf_r+0x156>
 8008d50:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d54:	4604      	mov	r4, r0
 8008d56:	2301      	movs	r3, #1
 8008d58:	e7f0      	b.n	8008d3c <_vfiprintf_r+0x1b8>
 8008d5a:	ab03      	add	r3, sp, #12
 8008d5c:	9300      	str	r3, [sp, #0]
 8008d5e:	462a      	mov	r2, r5
 8008d60:	4b12      	ldr	r3, [pc, #72]	@ (8008dac <_vfiprintf_r+0x228>)
 8008d62:	a904      	add	r1, sp, #16
 8008d64:	4630      	mov	r0, r6
 8008d66:	f7fd fbd7 	bl	8006518 <_printf_float>
 8008d6a:	4607      	mov	r7, r0
 8008d6c:	1c78      	adds	r0, r7, #1
 8008d6e:	d1d6      	bne.n	8008d1e <_vfiprintf_r+0x19a>
 8008d70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d72:	07d9      	lsls	r1, r3, #31
 8008d74:	d405      	bmi.n	8008d82 <_vfiprintf_r+0x1fe>
 8008d76:	89ab      	ldrh	r3, [r5, #12]
 8008d78:	059a      	lsls	r2, r3, #22
 8008d7a:	d402      	bmi.n	8008d82 <_vfiprintf_r+0x1fe>
 8008d7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d7e:	f7fe f927 	bl	8006fd0 <__retarget_lock_release_recursive>
 8008d82:	89ab      	ldrh	r3, [r5, #12]
 8008d84:	065b      	lsls	r3, r3, #25
 8008d86:	f53f af1f 	bmi.w	8008bc8 <_vfiprintf_r+0x44>
 8008d8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d8c:	e71e      	b.n	8008bcc <_vfiprintf_r+0x48>
 8008d8e:	ab03      	add	r3, sp, #12
 8008d90:	9300      	str	r3, [sp, #0]
 8008d92:	462a      	mov	r2, r5
 8008d94:	4b05      	ldr	r3, [pc, #20]	@ (8008dac <_vfiprintf_r+0x228>)
 8008d96:	a904      	add	r1, sp, #16
 8008d98:	4630      	mov	r0, r6
 8008d9a:	f7fd fe55 	bl	8006a48 <_printf_i>
 8008d9e:	e7e4      	b.n	8008d6a <_vfiprintf_r+0x1e6>
 8008da0:	080093ae 	.word	0x080093ae
 8008da4:	080093b8 	.word	0x080093b8
 8008da8:	08006519 	.word	0x08006519
 8008dac:	08008b61 	.word	0x08008b61
 8008db0:	080093b4 	.word	0x080093b4

08008db4 <__swbuf_r>:
 8008db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db6:	460e      	mov	r6, r1
 8008db8:	4614      	mov	r4, r2
 8008dba:	4605      	mov	r5, r0
 8008dbc:	b118      	cbz	r0, 8008dc6 <__swbuf_r+0x12>
 8008dbe:	6a03      	ldr	r3, [r0, #32]
 8008dc0:	b90b      	cbnz	r3, 8008dc6 <__swbuf_r+0x12>
 8008dc2:	f7fd ffeb 	bl	8006d9c <__sinit>
 8008dc6:	69a3      	ldr	r3, [r4, #24]
 8008dc8:	60a3      	str	r3, [r4, #8]
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	071a      	lsls	r2, r3, #28
 8008dce:	d501      	bpl.n	8008dd4 <__swbuf_r+0x20>
 8008dd0:	6923      	ldr	r3, [r4, #16]
 8008dd2:	b943      	cbnz	r3, 8008de6 <__swbuf_r+0x32>
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	4628      	mov	r0, r5
 8008dd8:	f000 f82a 	bl	8008e30 <__swsetup_r>
 8008ddc:	b118      	cbz	r0, 8008de6 <__swbuf_r+0x32>
 8008dde:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008de2:	4638      	mov	r0, r7
 8008de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008de6:	6823      	ldr	r3, [r4, #0]
 8008de8:	6922      	ldr	r2, [r4, #16]
 8008dea:	1a98      	subs	r0, r3, r2
 8008dec:	6963      	ldr	r3, [r4, #20]
 8008dee:	b2f6      	uxtb	r6, r6
 8008df0:	4283      	cmp	r3, r0
 8008df2:	4637      	mov	r7, r6
 8008df4:	dc05      	bgt.n	8008e02 <__swbuf_r+0x4e>
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f7ff fda7 	bl	800894c <_fflush_r>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d1ed      	bne.n	8008dde <__swbuf_r+0x2a>
 8008e02:	68a3      	ldr	r3, [r4, #8]
 8008e04:	3b01      	subs	r3, #1
 8008e06:	60a3      	str	r3, [r4, #8]
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	6022      	str	r2, [r4, #0]
 8008e0e:	701e      	strb	r6, [r3, #0]
 8008e10:	6962      	ldr	r2, [r4, #20]
 8008e12:	1c43      	adds	r3, r0, #1
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d004      	beq.n	8008e22 <__swbuf_r+0x6e>
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	07db      	lsls	r3, r3, #31
 8008e1c:	d5e1      	bpl.n	8008de2 <__swbuf_r+0x2e>
 8008e1e:	2e0a      	cmp	r6, #10
 8008e20:	d1df      	bne.n	8008de2 <__swbuf_r+0x2e>
 8008e22:	4621      	mov	r1, r4
 8008e24:	4628      	mov	r0, r5
 8008e26:	f7ff fd91 	bl	800894c <_fflush_r>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d0d9      	beq.n	8008de2 <__swbuf_r+0x2e>
 8008e2e:	e7d6      	b.n	8008dde <__swbuf_r+0x2a>

08008e30 <__swsetup_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	4b29      	ldr	r3, [pc, #164]	@ (8008ed8 <__swsetup_r+0xa8>)
 8008e34:	4605      	mov	r5, r0
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	460c      	mov	r4, r1
 8008e3a:	b118      	cbz	r0, 8008e44 <__swsetup_r+0x14>
 8008e3c:	6a03      	ldr	r3, [r0, #32]
 8008e3e:	b90b      	cbnz	r3, 8008e44 <__swsetup_r+0x14>
 8008e40:	f7fd ffac 	bl	8006d9c <__sinit>
 8008e44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e48:	0719      	lsls	r1, r3, #28
 8008e4a:	d422      	bmi.n	8008e92 <__swsetup_r+0x62>
 8008e4c:	06da      	lsls	r2, r3, #27
 8008e4e:	d407      	bmi.n	8008e60 <__swsetup_r+0x30>
 8008e50:	2209      	movs	r2, #9
 8008e52:	602a      	str	r2, [r5, #0]
 8008e54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e58:	81a3      	strh	r3, [r4, #12]
 8008e5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e5e:	e033      	b.n	8008ec8 <__swsetup_r+0x98>
 8008e60:	0758      	lsls	r0, r3, #29
 8008e62:	d512      	bpl.n	8008e8a <__swsetup_r+0x5a>
 8008e64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e66:	b141      	cbz	r1, 8008e7a <__swsetup_r+0x4a>
 8008e68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e6c:	4299      	cmp	r1, r3
 8008e6e:	d002      	beq.n	8008e76 <__swsetup_r+0x46>
 8008e70:	4628      	mov	r0, r5
 8008e72:	f7fe ff15 	bl	8007ca0 <_free_r>
 8008e76:	2300      	movs	r3, #0
 8008e78:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e7a:	89a3      	ldrh	r3, [r4, #12]
 8008e7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e80:	81a3      	strh	r3, [r4, #12]
 8008e82:	2300      	movs	r3, #0
 8008e84:	6063      	str	r3, [r4, #4]
 8008e86:	6923      	ldr	r3, [r4, #16]
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	f043 0308 	orr.w	r3, r3, #8
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	6923      	ldr	r3, [r4, #16]
 8008e94:	b94b      	cbnz	r3, 8008eaa <__swsetup_r+0x7a>
 8008e96:	89a3      	ldrh	r3, [r4, #12]
 8008e98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ea0:	d003      	beq.n	8008eaa <__swsetup_r+0x7a>
 8008ea2:	4621      	mov	r1, r4
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f000 f883 	bl	8008fb0 <__smakebuf_r>
 8008eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eae:	f013 0201 	ands.w	r2, r3, #1
 8008eb2:	d00a      	beq.n	8008eca <__swsetup_r+0x9a>
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	60a2      	str	r2, [r4, #8]
 8008eb8:	6962      	ldr	r2, [r4, #20]
 8008eba:	4252      	negs	r2, r2
 8008ebc:	61a2      	str	r2, [r4, #24]
 8008ebe:	6922      	ldr	r2, [r4, #16]
 8008ec0:	b942      	cbnz	r2, 8008ed4 <__swsetup_r+0xa4>
 8008ec2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ec6:	d1c5      	bne.n	8008e54 <__swsetup_r+0x24>
 8008ec8:	bd38      	pop	{r3, r4, r5, pc}
 8008eca:	0799      	lsls	r1, r3, #30
 8008ecc:	bf58      	it	pl
 8008ece:	6962      	ldrpl	r2, [r4, #20]
 8008ed0:	60a2      	str	r2, [r4, #8]
 8008ed2:	e7f4      	b.n	8008ebe <__swsetup_r+0x8e>
 8008ed4:	2000      	movs	r0, #0
 8008ed6:	e7f7      	b.n	8008ec8 <__swsetup_r+0x98>
 8008ed8:	2000001c 	.word	0x2000001c

08008edc <_raise_r>:
 8008edc:	291f      	cmp	r1, #31
 8008ede:	b538      	push	{r3, r4, r5, lr}
 8008ee0:	4605      	mov	r5, r0
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	d904      	bls.n	8008ef0 <_raise_r+0x14>
 8008ee6:	2316      	movs	r3, #22
 8008ee8:	6003      	str	r3, [r0, #0]
 8008eea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008eee:	bd38      	pop	{r3, r4, r5, pc}
 8008ef0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ef2:	b112      	cbz	r2, 8008efa <_raise_r+0x1e>
 8008ef4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ef8:	b94b      	cbnz	r3, 8008f0e <_raise_r+0x32>
 8008efa:	4628      	mov	r0, r5
 8008efc:	f000 f830 	bl	8008f60 <_getpid_r>
 8008f00:	4622      	mov	r2, r4
 8008f02:	4601      	mov	r1, r0
 8008f04:	4628      	mov	r0, r5
 8008f06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f0a:	f000 b817 	b.w	8008f3c <_kill_r>
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d00a      	beq.n	8008f28 <_raise_r+0x4c>
 8008f12:	1c59      	adds	r1, r3, #1
 8008f14:	d103      	bne.n	8008f1e <_raise_r+0x42>
 8008f16:	2316      	movs	r3, #22
 8008f18:	6003      	str	r3, [r0, #0]
 8008f1a:	2001      	movs	r0, #1
 8008f1c:	e7e7      	b.n	8008eee <_raise_r+0x12>
 8008f1e:	2100      	movs	r1, #0
 8008f20:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f24:	4620      	mov	r0, r4
 8008f26:	4798      	blx	r3
 8008f28:	2000      	movs	r0, #0
 8008f2a:	e7e0      	b.n	8008eee <_raise_r+0x12>

08008f2c <raise>:
 8008f2c:	4b02      	ldr	r3, [pc, #8]	@ (8008f38 <raise+0xc>)
 8008f2e:	4601      	mov	r1, r0
 8008f30:	6818      	ldr	r0, [r3, #0]
 8008f32:	f7ff bfd3 	b.w	8008edc <_raise_r>
 8008f36:	bf00      	nop
 8008f38:	2000001c 	.word	0x2000001c

08008f3c <_kill_r>:
 8008f3c:	b538      	push	{r3, r4, r5, lr}
 8008f3e:	4d07      	ldr	r5, [pc, #28]	@ (8008f5c <_kill_r+0x20>)
 8008f40:	2300      	movs	r3, #0
 8008f42:	4604      	mov	r4, r0
 8008f44:	4608      	mov	r0, r1
 8008f46:	4611      	mov	r1, r2
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	f7f8 fd61 	bl	8001a10 <_kill>
 8008f4e:	1c43      	adds	r3, r0, #1
 8008f50:	d102      	bne.n	8008f58 <_kill_r+0x1c>
 8008f52:	682b      	ldr	r3, [r5, #0]
 8008f54:	b103      	cbz	r3, 8008f58 <_kill_r+0x1c>
 8008f56:	6023      	str	r3, [r4, #0]
 8008f58:	bd38      	pop	{r3, r4, r5, pc}
 8008f5a:	bf00      	nop
 8008f5c:	20004644 	.word	0x20004644

08008f60 <_getpid_r>:
 8008f60:	f7f8 bd4e 	b.w	8001a00 <_getpid>

08008f64 <__swhatbuf_r>:
 8008f64:	b570      	push	{r4, r5, r6, lr}
 8008f66:	460c      	mov	r4, r1
 8008f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f6c:	2900      	cmp	r1, #0
 8008f6e:	b096      	sub	sp, #88	@ 0x58
 8008f70:	4615      	mov	r5, r2
 8008f72:	461e      	mov	r6, r3
 8008f74:	da0d      	bge.n	8008f92 <__swhatbuf_r+0x2e>
 8008f76:	89a3      	ldrh	r3, [r4, #12]
 8008f78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f7c:	f04f 0100 	mov.w	r1, #0
 8008f80:	bf14      	ite	ne
 8008f82:	2340      	movne	r3, #64	@ 0x40
 8008f84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f88:	2000      	movs	r0, #0
 8008f8a:	6031      	str	r1, [r6, #0]
 8008f8c:	602b      	str	r3, [r5, #0]
 8008f8e:	b016      	add	sp, #88	@ 0x58
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	466a      	mov	r2, sp
 8008f94:	f000 f848 	bl	8009028 <_fstat_r>
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	dbec      	blt.n	8008f76 <__swhatbuf_r+0x12>
 8008f9c:	9901      	ldr	r1, [sp, #4]
 8008f9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fa2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fa6:	4259      	negs	r1, r3
 8008fa8:	4159      	adcs	r1, r3
 8008faa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fae:	e7eb      	b.n	8008f88 <__swhatbuf_r+0x24>

08008fb0 <__smakebuf_r>:
 8008fb0:	898b      	ldrh	r3, [r1, #12]
 8008fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fb4:	079d      	lsls	r5, r3, #30
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	460c      	mov	r4, r1
 8008fba:	d507      	bpl.n	8008fcc <__smakebuf_r+0x1c>
 8008fbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fc0:	6023      	str	r3, [r4, #0]
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	6163      	str	r3, [r4, #20]
 8008fc8:	b003      	add	sp, #12
 8008fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fcc:	ab01      	add	r3, sp, #4
 8008fce:	466a      	mov	r2, sp
 8008fd0:	f7ff ffc8 	bl	8008f64 <__swhatbuf_r>
 8008fd4:	9f00      	ldr	r7, [sp, #0]
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	4639      	mov	r1, r7
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f7fe fed4 	bl	8007d88 <_malloc_r>
 8008fe0:	b948      	cbnz	r0, 8008ff6 <__smakebuf_r+0x46>
 8008fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe6:	059a      	lsls	r2, r3, #22
 8008fe8:	d4ee      	bmi.n	8008fc8 <__smakebuf_r+0x18>
 8008fea:	f023 0303 	bic.w	r3, r3, #3
 8008fee:	f043 0302 	orr.w	r3, r3, #2
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	e7e2      	b.n	8008fbc <__smakebuf_r+0xc>
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	6020      	str	r0, [r4, #0]
 8008ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ffe:	81a3      	strh	r3, [r4, #12]
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009006:	b15b      	cbz	r3, 8009020 <__smakebuf_r+0x70>
 8009008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800900c:	4630      	mov	r0, r6
 800900e:	f000 f81d 	bl	800904c <_isatty_r>
 8009012:	b128      	cbz	r0, 8009020 <__smakebuf_r+0x70>
 8009014:	89a3      	ldrh	r3, [r4, #12]
 8009016:	f023 0303 	bic.w	r3, r3, #3
 800901a:	f043 0301 	orr.w	r3, r3, #1
 800901e:	81a3      	strh	r3, [r4, #12]
 8009020:	89a3      	ldrh	r3, [r4, #12]
 8009022:	431d      	orrs	r5, r3
 8009024:	81a5      	strh	r5, [r4, #12]
 8009026:	e7cf      	b.n	8008fc8 <__smakebuf_r+0x18>

08009028 <_fstat_r>:
 8009028:	b538      	push	{r3, r4, r5, lr}
 800902a:	4d07      	ldr	r5, [pc, #28]	@ (8009048 <_fstat_r+0x20>)
 800902c:	2300      	movs	r3, #0
 800902e:	4604      	mov	r4, r0
 8009030:	4608      	mov	r0, r1
 8009032:	4611      	mov	r1, r2
 8009034:	602b      	str	r3, [r5, #0]
 8009036:	f7f8 fd4b 	bl	8001ad0 <_fstat>
 800903a:	1c43      	adds	r3, r0, #1
 800903c:	d102      	bne.n	8009044 <_fstat_r+0x1c>
 800903e:	682b      	ldr	r3, [r5, #0]
 8009040:	b103      	cbz	r3, 8009044 <_fstat_r+0x1c>
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	bd38      	pop	{r3, r4, r5, pc}
 8009046:	bf00      	nop
 8009048:	20004644 	.word	0x20004644

0800904c <_isatty_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d06      	ldr	r5, [pc, #24]	@ (8009068 <_isatty_r+0x1c>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	f7f8 fd4a 	bl	8001af0 <_isatty>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_isatty_r+0x1a>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_isatty_r+0x1a>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20004644 	.word	0x20004644

0800906c <_init>:
 800906c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906e:	bf00      	nop
 8009070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009072:	bc08      	pop	{r3}
 8009074:	469e      	mov	lr, r3
 8009076:	4770      	bx	lr

08009078 <_fini>:
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907a:	bf00      	nop
 800907c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907e:	bc08      	pop	{r3}
 8009080:	469e      	mov	lr, r3
 8009082:	4770      	bx	lr
