/* auto generated: Monday, August 15th, 2016 12:26:49pm */
/*
 * Copyright (c) 2016, Intel Corporation. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of Intel nor the names of its contributors may be used
 * to endorse or promote products derived from this software without specific
 * prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef __MNH_HWIO_MIPI_RX_
#define __MNH_HWIO_MIPI_RX_

#define HWIO_MIPI_RX_VERSION_REGOFF 0x0
#define HWIO_MIPI_RX_VERSION_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_VERSION_REGOFF)
#define HWIO_MIPI_RX_VERSION_VERSION_FLDMASK (0xffffffff)
#define HWIO_MIPI_RX_VERSION_VERSION_FLDSHFT (0)

#define HWIO_MIPI_RX_N_LANES_REGOFF 0x4
#define HWIO_MIPI_RX_N_LANES_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_N_LANES_REGOFF)
#define HWIO_MIPI_RX_N_LANES_N_LANES_FLDMASK (0x7)
#define HWIO_MIPI_RX_N_LANES_N_LANES_FLDSHFT (0)
#define HWIO_MIPI_RX_N_LANES_RESERVED_31_3_FLDMASK (0xfffffff8)
#define HWIO_MIPI_RX_N_LANES_RESERVED_31_3_FLDSHFT (3)

#define HWIO_MIPI_RX_CSI2_RESETN_REGOFF 0x8
#define HWIO_MIPI_RX_CSI2_RESETN_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_CSI2_RESETN_REGOFF)
#define HWIO_MIPI_RX_CSI2_RESETN_CSI2_RESETN_FLDMASK (0x1)
#define HWIO_MIPI_RX_CSI2_RESETN_CSI2_RESETN_FLDSHFT (0)
#define HWIO_MIPI_RX_CSI2_RESETN_RESERVED_31_1_FLDMASK (0xfffffffe)
#define HWIO_MIPI_RX_CSI2_RESETN_RESERVED_31_1_FLDSHFT (1)

#define HWIO_MIPI_RX_INT_ST_MAIN_REGOFF 0xc
#define HWIO_MIPI_RX_INT_ST_MAIN_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_MAIN_REGOFF)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PHY_FATAL_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PHY_FATAL_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PKT_FATAL_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PKT_FATAL_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_FRAME_FATAL_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_FRAME_FATAL_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_15_3_FLDMASK (0xfff8)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_15_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PHY_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PHY_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PKT_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_PKT_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_LINE_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_ST_MAIN_STATUS_INT_LINE_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_19_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_19_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_ST_MAIN_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_DATA_IDS_1_REGOFF 0x10
#define HWIO_MIPI_RX_DATA_IDS_1_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_DATA_IDS_1_REGOFF)
#define HWIO_MIPI_RX_DATA_IDS_1_DI0_DT_FLDMASK (0x3f)
#define HWIO_MIPI_RX_DATA_IDS_1_DI0_DT_FLDSHFT (0)
#define HWIO_MIPI_RX_DATA_IDS_1_DI0_VC_FLDMASK (0xc0)
#define HWIO_MIPI_RX_DATA_IDS_1_DI0_VC_FLDSHFT (6)
#define HWIO_MIPI_RX_DATA_IDS_1_DI1_DT_FLDMASK (0x3f00)
#define HWIO_MIPI_RX_DATA_IDS_1_DI1_DT_FLDSHFT (8)
#define HWIO_MIPI_RX_DATA_IDS_1_DI1_VC_FLDMASK (0xc000)
#define HWIO_MIPI_RX_DATA_IDS_1_DI1_VC_FLDSHFT (14)
#define HWIO_MIPI_RX_DATA_IDS_1_DI2_DT_FLDMASK (0x3f0000)
#define HWIO_MIPI_RX_DATA_IDS_1_DI2_DT_FLDSHFT (16)
#define HWIO_MIPI_RX_DATA_IDS_1_DI2_VC_FLDMASK (0xc00000)
#define HWIO_MIPI_RX_DATA_IDS_1_DI2_VC_FLDSHFT (22)
#define HWIO_MIPI_RX_DATA_IDS_1_DI3_DT_FLDMASK (0x3f000000)
#define HWIO_MIPI_RX_DATA_IDS_1_DI3_DT_FLDSHFT (24)
#define HWIO_MIPI_RX_DATA_IDS_1_DI3_VC_FLDMASK (0xc0000000)
#define HWIO_MIPI_RX_DATA_IDS_1_DI3_VC_FLDSHFT (30)

#define HWIO_MIPI_RX_DATA_IDS_2_REGOFF 0x14
#define HWIO_MIPI_RX_DATA_IDS_2_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_DATA_IDS_2_REGOFF)
#define HWIO_MIPI_RX_DATA_IDS_2_DI4_DT_FLDMASK (0x3f)
#define HWIO_MIPI_RX_DATA_IDS_2_DI4_DT_FLDSHFT (0)
#define HWIO_MIPI_RX_DATA_IDS_2_DI4_VC_FLDMASK (0xc0)
#define HWIO_MIPI_RX_DATA_IDS_2_DI4_VC_FLDSHFT (6)
#define HWIO_MIPI_RX_DATA_IDS_2_DI5_DT_FLDMASK (0x3f00)
#define HWIO_MIPI_RX_DATA_IDS_2_DI5_DT_FLDSHFT (8)
#define HWIO_MIPI_RX_DATA_IDS_2_DI5_VC_FLDMASK (0xc000)
#define HWIO_MIPI_RX_DATA_IDS_2_DI5_VC_FLDSHFT (14)
#define HWIO_MIPI_RX_DATA_IDS_2_DI6_DT_FLDMASK (0x3f0000)
#define HWIO_MIPI_RX_DATA_IDS_2_DI6_DT_FLDSHFT (16)
#define HWIO_MIPI_RX_DATA_IDS_2_DI6_VC_FLDMASK (0xc00000)
#define HWIO_MIPI_RX_DATA_IDS_2_DI6_VC_FLDSHFT (22)
#define HWIO_MIPI_RX_DATA_IDS_2_DI7_DT_FLDMASK (0x3f000000)
#define HWIO_MIPI_RX_DATA_IDS_2_DI7_DT_FLDSHFT (24)
#define HWIO_MIPI_RX_DATA_IDS_2_DI7_VC_FLDMASK (0xc0000000)
#define HWIO_MIPI_RX_DATA_IDS_2_DI7_VC_FLDSHFT (30)

#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_REGOFF 0x40
#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_SHUTDOWNZ_REGOFF)
#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_FLDMASK (0x1)
#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_RESERVED_31_1_FLDMASK (0xfffffffe)
#define HWIO_MIPI_RX_PHY_SHUTDOWNZ_RESERVED_31_1_FLDSHFT (1)

#define HWIO_MIPI_RX_DPHY_RSTZ_REGOFF 0x44
#define HWIO_MIPI_RX_DPHY_RSTZ_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_DPHY_RSTZ_REGOFF)
#define HWIO_MIPI_RX_DPHY_RSTZ_DPHY_RSTZ_FLDMASK (0x1)
#define HWIO_MIPI_RX_DPHY_RSTZ_DPHY_RSTZ_FLDSHFT (0)
#define HWIO_MIPI_RX_DPHY_RSTZ_RESERVED_31_1_FLDMASK (0xfffffffe)
#define HWIO_MIPI_RX_DPHY_RSTZ_RESERVED_31_1_FLDSHFT (1)

#define HWIO_MIPI_RX_PHY_RX_REGOFF 0x48
#define HWIO_MIPI_RX_PHY_RX_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_RX_REGOFF)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_0_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_1_FLDSHFT (1)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_2_FLDSHFT (2)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSESC_3_FLDSHFT (3)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSCLKNOT_FLDMASK (0x10000)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXULPSCLKNOT_FLDSHFT (16)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXCLKACTIVEHS_FLDMASK (0x20000)
#define HWIO_MIPI_RX_PHY_RX_PHY_RXCLKACTIVEHS_FLDSHFT (17)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_31_18_FLDMASK (0xfffc0000)
#define HWIO_MIPI_RX_PHY_RX_RESERVED_31_18_FLDSHFT (18)

#define HWIO_MIPI_RX_PHY_STOPSTATE_REGOFF 0x4c
#define HWIO_MIPI_RX_PHY_STOPSTATE_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_STOPSTATE_REGOFF)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_FLDSHFT (1)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_2_FLDSHFT (2)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATEDATA_3_FLDSHFT (3)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATECLK_FLDMASK (0x10000)
#define HWIO_MIPI_RX_PHY_STOPSTATE_PHY_STOPSTATECLK_FLDSHFT (16)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_31_17_FLDMASK (0xfffe0000)
#define HWIO_MIPI_RX_PHY_STOPSTATE_RESERVED_31_17_FLDSHFT (17)

#define HWIO_MIPI_RX_PHY_TEST_CTRL0_REGOFF 0x50
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_TEST_CTRL0_REGOFF)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_PHY_TESTCLR_FLDMASK (0x1)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_PHY_TESTCLR_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_PHY_TESTCLK_FLDMASK (0x2)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_PHY_TESTCLK_FLDSHFT (1)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_RESERVED_31_2_FLDMASK (0xfffffffc)
#define HWIO_MIPI_RX_PHY_TEST_CTRL0_RESERVED_31_2_FLDSHFT (2)

#define HWIO_MIPI_RX_PHY_TEST_CTRL1_REGOFF 0x54
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_TEST_CTRL1_REGOFF)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTDIN_FLDMASK (0xff)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTDIN_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTDOUT_FLDMASK (0xff00)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTDOUT_FLDSHFT (8)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTEN_FLDMASK (0x10000)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_PHY_TESTEN_FLDSHFT (16)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_RESERVED_31_17_FLDMASK (0xfffe0000)
#define HWIO_MIPI_RX_PHY_TEST_CTRL1_RESERVED_31_17_FLDSHFT (17)

#define HWIO_MIPI_RX_PHY_CAL_REGOFF 0xcc
#define HWIO_MIPI_RX_PHY_CAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_PHY_CAL_REGOFF)
#define HWIO_MIPI_RX_PHY_CAL_RXSKEWCALHS_FLDMASK (0x1)
#define HWIO_MIPI_RX_PHY_CAL_RXSKEWCALHS_FLDSHFT (0)
#define HWIO_MIPI_RX_PHY_CAL_RESERVED_31_1_FLDMASK (0xfffffffe)
#define HWIO_MIPI_RX_PHY_CAL_RESERVED_31_1_FLDSHFT (1)

#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_REGOFF 0xe0
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_PHY_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_31_8_FLDMASK (0xffffff00)
#define HWIO_MIPI_RX_INT_ST_PHY_FATAL_RESERVED_31_8_FLDSHFT (8)

#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_REGOFF 0xe4
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_PHY_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_31_8_FLDMASK (0xffffff00)
#define HWIO_MIPI_RX_INT_MSK_PHY_FATAL_RESERVED_31_8_FLDSHFT (8)

#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_REGOFF 0xe8
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_31_8_FLDMASK (0xffffff00)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FATAL_RESERVED_31_8_FLDSHFT (8)

#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_REGOFF 0xf0
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_PKT_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC0_ERR_CRC_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC0_ERR_CRC_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC1_ERR_CRC_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC1_ERR_CRC_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC2_ERR_CRC_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC2_ERR_CRC_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC3_ERR_CRC_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_VC3_ERR_CRC_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_RESERVED_31_17_FLDMASK (0xfffe0000)
#define HWIO_MIPI_RX_INT_ST_PKT_FATAL_RESERVED_31_17_FLDSHFT (17)

#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_REGOFF 0xf4
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_PKT_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC0_ERR_CRC_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC0_ERR_CRC_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC1_ERR_CRC_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC1_ERR_CRC_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC2_ERR_CRC_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC2_ERR_CRC_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC3_ERR_CRC_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_VC3_ERR_CRC_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_RESERVED_31_17_FLDMASK (0xfffe0000)
#define HWIO_MIPI_RX_INT_MSK_PKT_FATAL_RESERVED_31_17_FLDSHFT (17)

#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_REGOFF 0xf8
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC0_ERR_CRC_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC0_ERR_CRC_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC1_ERR_CRC_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC1_ERR_CRC_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC2_ERR_CRC_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC2_ERR_CRC_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC3_ERR_CRC_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_VC3_ERR_CRC_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_RESERVED_31_17_FLDMASK (0xfffe0000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FATAL_RESERVED_31_17_FLDSHFT (17)

#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_REGOFF 0x100
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_FRAME_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_7_4_FLDMASK (0xf0)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_7_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC0_FLDMASK (0x100)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC0_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC1_FLDMASK (0x200)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC1_FLDSHFT (9)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC2_FLDMASK (0x400)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC2_FLDSHFT (10)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC3_FLDMASK (0x800)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_F_SEQ_VC3_FLDSHFT (11)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_15_12_FLDMASK (0xf000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_15_12_FLDSHFT (12)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_ST_FRAME_FATAL_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_REGOFF 0x104
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FLDMASK \
	(0x1)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FLDMASK \
	(0x2)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FLDMASK \
	(0x4)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FLDMASK \
	(0x8)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_7_4_FLDMASK (0xf0)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_7_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FLDMASK (0x100)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FLDMASK (0x200)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FLDSHFT (9)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FLDMASK (0x400)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FLDSHFT (10)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FLDMASK (0x800)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FLDSHFT (11)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_15_12_FLDMASK (0xf000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_15_12_FLDSHFT (12)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FLDMASK \
	(0x10000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FLDMASK \
	(0x20000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FLDMASK \
	(0x40000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FLDMASK \
	(0x80000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_MSK_FRAME_FATAL_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_REGOFF 0x108
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FLDMASK \
	(0x1)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FLDSHFT \
	(0)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FLDMASK \
	(0x2)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FLDSHFT \
	(1)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FLDMASK \
	(0x4)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FLDSHFT \
	(2)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FLDMASK \
	(0x8)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FLDSHFT \
	(3)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_7_4_FLDMASK (0xf0)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_7_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FLDMASK (0x100)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FLDMASK (0x200)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FLDSHFT (9)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FLDMASK (0x400)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FLDSHFT (10)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FLDMASK (0x800)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FLDSHFT (11)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_15_12_FLDMASK (0xf000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_15_12_FLDSHFT (12)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FLDMASK \
	(0x10000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FLDMASK \
	(0x20000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FLDMASK \
	(0x40000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FLDMASK \
	(0x80000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_FORCE_FRAME_FATAL_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_ST_PHY_REGOFF 0x110
#define HWIO_MIPI_RX_INT_ST_PHY_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_PHY_REGOFF)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRSOTHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_ST_PHY_PHY_ERRESC_3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_20_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_20_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_21_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_21_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_22_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_22_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_23_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_23_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_ST_PHY_RESERVED_31_24_FLDSHFT (24)

#define HWIO_MIPI_RX_INT_MSK_PHY_REGOFF 0x114
#define HWIO_MIPI_RX_INT_MSK_PHY_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_PHY_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRSOTHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_MSK_PHY_MASK_PHY_ERRESC_3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_20_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_20_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_21_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_21_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_22_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_22_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_23_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_23_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_MSK_PHY_RESERVED_31_24_FLDSHFT (24)

#define HWIO_MIPI_RX_INT_FORCE_PHY_REGOFF 0x118
#define HWIO_MIPI_RX_INT_FORCE_PHY_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_PHY_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_FORCE_PHY_ERRESC_3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_20_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_20_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_21_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_21_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_22_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_22_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_23_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_23_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_FORCE_PHY_RESERVED_31_24_FLDSHFT (24)

#define HWIO_MIPI_RX_INT_ST_PKT_REGOFF 0x120
#define HWIO_MIPI_RX_INT_ST_PKT_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_PKT_REGOFF)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_PKT_ERR_ID_VC3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_PKT_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_ST_PKT_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_PKT_VC0_ERR_ECC_CORRECTED_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_PKT_VC0_ERR_ECC_CORRECTED_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_PKT_VC1_ERR_ECC_CORRECTED_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_ST_PKT_VC1_ERR_ECC_CORRECTED_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_ST_PKT_VC2_ERR_ECC_CORRECTED_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_ST_PKT_VC2_ERR_ECC_CORRECTED_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_ST_PKT_VC3_ERR_ECC_CORRECTED_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_ST_PKT_VC3_ERR_ECC_CORRECTED_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_ST_PKT_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_ST_PKT_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_MSK_PKT_REGOFF 0x124
#define HWIO_MIPI_RX_INT_MSK_PKT_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_PKT_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_ERR_ID_VC3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_PKT_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_MSK_PKT_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC0_ERR_ECC_CORRECTED_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC0_ERR_ECC_CORRECTED_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC1_ERR_ECC_CORRECTED_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC1_ERR_ECC_CORRECTED_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC2_ERR_ECC_CORRECTED_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC2_ERR_ECC_CORRECTED_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC3_ERR_ECC_CORRECTED_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_MSK_PKT_MASK_VC3_ERR_ECC_CORRECTED_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_MSK_PKT_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_MSK_PKT_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_FORCE_PKT_REGOFF 0x128
#define HWIO_MIPI_RX_INT_FORCE_PKT_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_PKT_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_ERR_ID_VC3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_FORCE_PKT_RESERVED_15_4_FLDMASK (0xfff0)
#define HWIO_MIPI_RX_INT_FORCE_PKT_RESERVED_15_4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_FORCE_PKT_RESERVED_31_20_FLDMASK (0xfff00000)
#define HWIO_MIPI_RX_INT_FORCE_PKT_RESERVED_31_20_FLDSHFT (20)

#define HWIO_MIPI_RX_INT_ST_LINE_REGOFF 0x130
#define HWIO_MIPI_RX_INT_ST_LINE_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_ST_LINE_REGOFF)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_BNDRY_MATCH_DI7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_ST_LINE_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_ST_LINE_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI4_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI4_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI5_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI5_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI6_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI6_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI7_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_ST_LINE_ERR_L_SEQ_DI7_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_ST_LINE_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_ST_LINE_RESERVED_31_24_FLDSHFT (24)

#define HWIO_MIPI_RX_INT_MSK_LINE_REGOFF 0x134
#define HWIO_MIPI_RX_INT_MSK_LINE_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_MSK_LINE_REGOFF)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_MSK_LINE_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_MSK_LINE_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI4_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI4_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI5_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI5_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI6_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI6_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI7_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_MSK_LINE_MASK_ERR_L_SEQ_DI7_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_MSK_LINE_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_MSK_LINE_RESERVED_31_24_FLDSHFT (24)

#define HWIO_MIPI_RX_INT_FORCE_LINE_REGOFF 0x138
#define HWIO_MIPI_RX_INT_FORCE_LINE_ADDR(bAddr, regX) \
	(bAddr + HWIO_MIPI_RX_INT_FORCE_LINE_REGOFF)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FLDMASK (0x1)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FLDSHFT (0)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FLDMASK (0x2)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FLDSHFT (1)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FLDMASK (0x4)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FLDSHFT (2)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FLDMASK (0x8)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FLDSHFT (3)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FLDMASK (0x10)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FLDSHFT (4)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FLDMASK (0x20)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FLDSHFT (5)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FLDMASK (0x40)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FLDSHFT (6)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FLDMASK (0x80)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FLDSHFT (7)
#define HWIO_MIPI_RX_INT_FORCE_LINE_RESERVED_15_8_FLDMASK (0xff00)
#define HWIO_MIPI_RX_INT_FORCE_LINE_RESERVED_15_8_FLDSHFT (8)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI0_FLDMASK (0x10000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI0_FLDSHFT (16)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI1_FLDMASK (0x20000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI1_FLDSHFT (17)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI2_FLDMASK (0x40000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI2_FLDSHFT (18)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI3_FLDMASK (0x80000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI3_FLDSHFT (19)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI4_FLDMASK (0x100000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI4_FLDSHFT (20)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI5_FLDMASK (0x200000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI5_FLDSHFT (21)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI6_FLDMASK (0x400000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI6_FLDSHFT (22)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI7_FLDMASK (0x800000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI7_FLDSHFT (23)
#define HWIO_MIPI_RX_INT_FORCE_LINE_RESERVED_31_24_FLDMASK (0xff000000)
#define HWIO_MIPI_RX_INT_FORCE_LINE_RESERVED_31_24_FLDSHFT (24)

#endif /* __MNH_HWIO_MIPI_RX_ */
