;; Pipeline description for PowerPC ppcz42Xn3 core.

(define_automaton "ppcz42Xn3")

;; Common resources
(define_cpu_unit "ppcz42Xn3_decode1,ppcz42Xn3_decode2" "ppcz42Xn3")
(define_cpu_unit "ppcz42Xn3_writeback1,ppcz42Xn3_writeback2,ppcz42Xn3_writeback3" "ppcz42Xn3")

;; Make the decode deterministic
(define_cpu_unit "present_ppcz42Xn3_decode1" "ppcz42Xn3")
(presence_set "present_ppcz42Xn3_decode1" "ppcz42Xn3_decode1")
(define_reservation "ppcz42Xn3_decode" "ppcz42Xn3_decode1|ppcz42Xn3_decode2+present_ppcz42Xn3_decode1")

;; Make the writeback deterministic
(define_cpu_unit "present_ppcz42Xn3_writeback1,present_ppcz42Xn3_writeback2" "ppcz42Xn3")
(presence_set "present_ppcz42Xn3_writeback1" "ppcz42Xn3_writeback1")
(presence_set "present_ppcz42Xn3_writeback2" "ppcz42Xn3_writeback2")
(define_reservation "ppcz42Xn3_writeback" "ppcz42Xn3_writeback1|\
		ppcz42Xn3_writeback2+present_ppcz42Xn3_writeback1|\
		ppcz42Xn3_writeback3+present_ppcz42Xn3_writeback2+present_ppcz42Xn3_writeback1")

;; Scalar integer unit
(define_cpu_unit "ppcz42Xn3_SIU1" "ppcz42Xn3")
(define_cpu_unit "ppcz42Xn3_SIU2" "ppcz42Xn3")
(define_cpu_unit "ppcz42Xn3_SIU_mul" "ppcz42Xn3")
(define_cpu_unit "ppcz42Xn3_SIU_div" "ppcz42Xn3")
(exclusion_set "ppcz42Xn3_SIU_div" "ppcz42Xn3_SIU1,ppcz42Xn3_SIU2,ppcz42Xn3_SIU_mul")

;; Make the SIU select deterministic
(define_cpu_unit "present_ppcz42Xn3_SIU1" "ppcz42Xn3")
(presence_set "present_ppcz42Xn3_SIU1" "ppcz42Xn3_SIU1")
(define_reservation "ppcz42Xn3_SIU" "ppcz42Xn3_SIU1|ppcz42Xn3_SIU2+present_ppcz42Xn3_SIU1")


;; Load/store unit
;; TODO: Can be optimized for load/store multiple
(define_cpu_unit "ppcz42Xn3_LSU_mem0" "ppcz42Xn3")

;; Branch unit
(define_cpu_unit "ppcz42Xn3_BU" "ppcz42Xn3")

;; Single-precision scalar Embedded Floating-point unit
(define_cpu_unit "ppcz42Xn3_EFPU_1" "ppcz42Xn3")
(define_cpu_unit "ppcz42Xn3_EFPU_2" "ppcz42Xn3")
(exclusion_set "ppcz42Xn3_EFPU_1,ppcz42Xn3_EFPU_2" "ppcz42Xn3_LSU_mem0")
(define_reservation "ppcz42Xn3_EFPU_pipeline" "ppcz42Xn3_EFPU_1,ppcz42Xn3_EFPU_2")
(define_reservation "ppcz42Xn3_EFPU_whole" "ppcz42Xn3_EFPU_1+ppcz42Xn3_EFPU_2")


;; Simple SIU insns.
(define_insn_reservation "ppcz42Xn3_siu" 2
  (and (eq_attr "type" "integer,shift,var_shift_rotate,cntlz,exts,isel,insert_word,compare,var_delayed_compare,delayed_compare,insert_dword")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_SIU,nothing,ppcz42Xn3_writeback")

;; Simple integer compare insns.
(define_insn_reservation "ppcz42Xn3_siucmp" 2
  (and (eq_attr "type" "cmp,fast_compare")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_SIU,nothing,ppcz42Xn3_writeback")

;; Branch instructions
(define_insn_reservation "ppcz42Xn3_branch" 3
  (and (eq_attr "type" "branch,jmpreg")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_BU,nothing,ppcz42Xn3_writeback")

;; Integer multiply
(define_insn_reservation "ppcz42Xn3_multiply" 3
  (and (eq_attr "type" "imul,imul2,imul3,lmul,imul_compare,lmul_compare")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_SIU+ppcz42Xn3_SIU_mul,ppcz42Xn3_SIU_mul,ppcz42Xn3_writeback")

;; Saturating multiply - only used for z425Bn3 (cut 2)
(define_insn_reservation "ppcz42Xn3_satmultiply" 3
  (and (eq_attr "type" "satmul")
       (eq_attr "cpu" "ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_SIU+ppcz42Xn3_SIU_mul,ppcz42Xn3_SIU_mul,ppcz42Xn3_writeback")

;; Integer divide
;; TODO: Assumed average completion
(define_insn_reservation "ppcz42Xn3_divide" 8
  (and (eq_attr "type" "idiv,ldiv")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_SIU_div*7,ppcz42Xn3_writeback")

;; CR logical
(define_insn_reservation "ppcz42Xn3_crlogical" 2
  (and (eq_attr "type" "cr_logical,delayed_cr")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_BU,nothing,ppcz42Xn3_writeback")

;; Load non-multiple
(define_insn_reservation "ppcz42Xn3_load" 3
  (and (eq_attr "type" "load,load_ext,load_ext_u,load_ext_ux,load_u,load_l,fpload,fpload_u,load_ux,fpload_ux")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_LSU_mem0,nothing,ppcz42Xn3_writeback")

;; Load multiple
;; TODO: Assumed fastest execution
(define_insn_reservation "ppcz42Xn3_loadn" 4
  (and (eq_attr "type" "load_n")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_LSU_mem0*3,ppcz42Xn3_writeback")

;; Store non-multiple
(define_insn_reservation "ppcz42Xn3_store" 3
  (and (eq_attr "type" "store,store_u,store_c,fpstore,fpstore_u,store_ux,fpstore_ux")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_LSU_mem0,nothing,ppcz42Xn3_writeback")

;; Store multiple
;; TODO: Assumed fastest execution
(define_insn_reservation "ppcz42Xn3_storen" 4
  (and (eq_attr "type" "store_n")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_LSU_mem0*3,ppcz42Xn3_writeback")

;; Multi instructions
(define_insn_reservation "ppcz42Xn3_two" 3
  (and (eq_attr "type" "two")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_decode+ppcz42Xn3_SIU,ppcz42Xn3_SIU,ppcz42Xn3_writeback*2")

(define_insn_reservation "ppcz42Xn3_three" 4
  (and (eq_attr "type" "three")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_decode+ppcz42Xn3_SIU,ppcz42Xn3_decode+ppcz42Xn3_SIU,ppcz42Xn3_SIU+ppcz42Xn3_writeback,ppcz42Xn3_writeback*2")

;; Special cases

;; mtcr insn
(define_insn_reservation "ppcz42Xn3_mtcr" 2
  (and (eq_attr "type" "mtcr")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_BU,nothing,ppcz42Xn3_writeback")

;; mfcr insn
;; mfcr is followed by an rlwinm in most cases, therefore we schedule accordingly
(define_insn_reservation "ppcz42Xn3_mfcr" 3
  (and (eq_attr "type" "mfcr,mfcrf")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_decode+ppcz42Xn3_BU,ppcz42Xn3_SIU,ppcz42Xn3_writeback*2")

;; Synchronization inhibit dispatching of subsequent instructions and force a
;; pipeline refill. Make them very costly by marking the start of the pipeline
;; (ppcz42Xn3_decode) as busy.
(define_insn_reservation "ppcz42Xn3_sync" 6
  (and (eq_attr "type" "isync,sync")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode*5")

;; memcpy
;; assumed 4 regs
(define_insn_reservation "ppcz42Xn3_memcpy" 8
  (and (eq_attr "type" "memcpy")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_LSU_mem0*2,ppcz42Xn3_decode+ppcz42Xn3_LSU_mem0,ppcz42Xn3_LSU_mem0*3,nothing,ppcz42Xn3_writeback")

;; EFPU
(define_insn_reservation "ppcz42Xn3_efpu" 3
  (and (eq_attr "type" "fp,fpsimple,fpcompare,dmul")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_EFPU_pipeline,ppcz42Xn3_writeback")

;; EFPU div
(define_insn_reservation "ppcz42Xn3_floatdiv" 14
  (and (eq_attr "type" "sdiv,ddiv")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_EFPU_whole*13,ppcz42Xn3_writeback")

;; EFPU sqrt
(define_insn_reservation "ppcz42Xn3_floatsqrt" 12
  (and (eq_attr "type" "ssqrt,dsqrt")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode,ppcz42Xn3_EFPU_whole*11,ppcz42Xn3_writeback")

;; Trap
;; Stop the pipeline
(define_insn_reservation "ppcz42Xn3_trap" 5
  (and (eq_attr "type" "trap")
       (eq_attr "cpu" "ppcz420n3,ppcz425n3,ppcz425Bn3"))
  "ppcz42Xn3_decode*5")

;; This processor has no vector unit
;; vecload,vecstore,vecsimple,veccomplex,vecdiv,veccmp,veccmpsimple,vecperm,vecfloat,vecfdiv

;; Other non supported instruction types
;; mffgpr,mftgpr,mfjmpr,mtjmpr,brinc

;; Not emitted by cc: mtmsr, wrtee, wrteei, mfspr, mtspr, se_rfi, se_rfci, se_rfdi, se_rfmci, se_sc, e_sc, e_tw
