INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/pc_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/ir_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/RISC/RISC.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/4to1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/2to1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/RISC/RISC.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/RISC/RISC.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/ir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/registerfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/Individual Modules/memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/RISC/RISC.srcs/sources_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pwest/Dropbox/UTSA/EE5193 FPGA HDL/Final Project/RISC/RISC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
