#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 26 10:08:56 2017
# Process ID: 6696
# Log file: F:/Xilinx_ISE/FPGA/shiyan4/planAhead_run_1/planAhead.log
# Journal file: F:/Xilinx_ISE/FPGA/shiyan4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source F:/Xilinx_ISE/FPGA/shiyan4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin T11 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {W_Addr[4]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {W_Addr[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {W_Addr[2]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {W_Addr[1]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {W_Addr[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports C2]
endgroup
startgroup
set_property package_pin T9 [get_ports {C1[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {C1[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports Clk]
endgroup
startgroup
set_property package_pin D9 [get_ports Reset]
endgroup
set_property package_pin "" [get_ports [list  C2]]
startgroup
set_property package_pin V9 [get_ports Write_Reg]
endgroup
startgroup
set_property package_pin C4 [get_ports C2]
endgroup
save_constraints
