
*** Running vivado
    with args -log tb_all_phase.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_all_phase.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tb_all_phase.tcl -notrace
Command: synth_design -top tb_all_phase -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11176 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 720.449 ; gain = 235.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_all_phase' [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:12]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
INFO: [Common 17-14] Message 'Synth 8-311' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:53]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:67]
INFO: [Synth 8-6157] synthesizing module 'all_phase' [C:/EDAtools/proj_v2/src/verilog-rtl/all_phase.v:15]
INFO: [Synth 8-6157] synthesizing module 'hilbert' [C:/EDAtools/proj_v2/src/verilog-rtl/hilbert.v:33]
	Parameter ha bound to: 11'b00011110101 
	Parameter hb bound to: 11'b01010000001 
	Parameter order_hf bound to: 8 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter RUN1 bound to: 4'b0001 
	Parameter RUN2 bound to: 4'b0010 
	Parameter RUN3 bound to: 4'b0011 
	Parameter RUN4 bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'hilbert_chain' [C:/EDAtools/proj_v2/src/verilog-rtl/hilbert_chain.v:13]
	Parameter ha bound to: 11'b00011110101 
	Parameter hb bound to: 11'b01010000001 
	Parameter order_hf bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hilbert_chain' (1#1) [C:/EDAtools/proj_v2/src/verilog-rtl/hilbert_chain.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hilbert' (2#1) [C:/EDAtools/proj_v2/src/verilog-rtl/hilbert.v:33]
INFO: [Synth 8-6157] synthesizing module 'top_cordic' [C:/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v:17]
	Parameter IDLE bound to: 4'b0000 
	Parameter RUN_CORDIC bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/EDAtools/proj_v2/src/verilog-rtl/cordic.v:25]
INFO: [Synth 8-6157] synthesizing module 'cordic_calc' [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:25]
INFO: [Synth 8-6157] synthesizing module 'ATAN_ROM_16' [C:/EDAtools/proj_v2/src/verilog-rtl/ATAN_ROM_16.v:34]
	Parameter ROMSIZE bound to: 16 - type: integer 
	Parameter ATANLUT_FILENAME bound to: ../../simdata/atanLUTd16.hex - type: string 
INFO: [Synth 8-3876] $readmem data file '../../simdata/atanLUTd16.hex' is read successfully [C:/EDAtools/proj_v2/src/verilog-rtl/ATAN_ROM_16.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ATAN_ROM_16' (3#1) [C:/EDAtools/proj_v2/src/verilog-rtl/ATAN_ROM_16.v:34]
INFO: [Synth 8-6157] synthesizing module 'ITERCOUNTER_16' [C:/EDAtools/proj_v2/src/verilog-rtl/ITERCOUNTER_16.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ITERCOUNTER_16' (4#1) [C:/EDAtools/proj_v2/src/verilog-rtl/ITERCOUNTER_16.v:28]
INFO: [Synth 8-6157] synthesizing module 'MODSCALE_16' [C:/EDAtools/proj_v2/src/verilog-rtl/MODSCALE_16.v:29]
	Parameter CORDIC_SCALE_FACTOR bound to: 622 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MODSCALE_16' (5#1) [C:/EDAtools/proj_v2/src/verilog-rtl/MODSCALE_16.v:29]
INFO: [Synth 8-6155] done synthesizing module 'cordic_calc' (6#1) [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:25]
INFO: [Synth 8-6157] synthesizing module 'cordic_control' [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_control.v:19]
	Parameter ST_IDLE bound to: 1'b0 
	Parameter ST_RUN bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cordic_control' (7#1) [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_control.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (8#1) [C:/EDAtools/proj_v2/src/verilog-rtl/cordic.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_cordic' (9#1) [C:/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v:17]
INFO: [Synth 8-6157] synthesizing module 'phasediff' [C:/EDAtools/proj_v2/src/verilog-rtl/phasediff.v:17]
	Parameter IDLE bound to: 4'b0000 
	Parameter DIF12 bound to: 4'b0001 
	Parameter DIF13 bound to: 4'b0010 
	Parameter DIF14 bound to: 4'b0011 
	Parameter DIF23 bound to: 4'b0100 
	Parameter DIF24 bound to: 4'b0101 
	Parameter DIF34 bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/EDAtools/proj_v2/src/verilog-rtl/phasediff.v:74]
INFO: [Synth 8-6155] done synthesizing module 'phasediff' (10#1) [C:/EDAtools/proj_v2/src/verilog-rtl/phasediff.v:17]
INFO: [Synth 8-6157] synthesizing module 'phasemean' [C:/EDAtools/proj_v2/src/verilog-rtl/phasemean.v:27]
	Parameter IDLE bound to: 3'b000 
	Parameter ADD1 bound to: 3'b001 
	Parameter ADD2 bound to: 3'b010 
	Parameter ADD3 bound to: 3'b011 
	Parameter ADD4 bound to: 3'b100 
	Parameter ADD5 bound to: 3'b101 
	Parameter ADD6 bound to: 3'b110 
	Parameter accum_size bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/EDAtools/proj_v2/src/verilog-rtl/phasemean.v:101]
INFO: [Synth 8-6155] done synthesizing module 'phasemean' (11#1) [C:/EDAtools/proj_v2/src/verilog-rtl/phasemean.v:27]
INFO: [Synth 8-6155] done synthesizing module 'all_phase' (12#1) [C:/EDAtools/proj_v2/src/verilog-rtl/all_phase.v:15]
INFO: [Synth 8-6155] done synthesizing module 'tb_all_phase' (13#1) [C:/EDAtools/proj_v2/src/verilog-tb/tb_all_phase.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 830.578 ; gain = 345.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 830.578 ; gain = 345.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 830.578 ; gain = 345.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "atanLUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:91]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v:114]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'phasediff'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'phasemean'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   DIF12 |                              001 |                             0001
                   DIF13 |                              010 |                             0010
                   DIF14 |                              011 |                             0011
                   DIF23 |                              100 |                             0100
                   DIF24 |                              101 |                             0101
                   DIF34 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'phasediff'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    ADD1 |                              001 |                              001
                    ADD2 |                              010 |                              010
                    ADD3 |                              011 |                              011
                    ADD4 |                              100 |                              100
                    ADD5 |                              101 |                              101
                    ADD6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'phasemean'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 830.578 ; gain = 345.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 64    
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   6 Input     16 Bit        Muxes := 4     
	  17 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hilbert_chain 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hilbert 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
Module ATAN_ROM_16 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
Module ITERCOUNTER_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cordic_calc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cordic_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module top_cordic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module phasediff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
Module phasemean 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP uut1/hilbert_uut/mult, operation Mode is: A*B.
DSP Report: operator uut1/hilbert_uut/mult is absorbed into DSP uut1/hilbert_uut/mult.
DSP Report: Generating DSP uut1/hilbert_uut/addsub0, operation Mode is: C+A*B.
DSP Report: operator uut1/hilbert_uut/addsub0 is absorbed into DSP uut1/hilbert_uut/addsub0.
DSP Report: operator uut1/hilbert_uut/mult is absorbed into DSP uut1/hilbert_uut/addsub0.
WARNING: [Synth 8-3332] Sequential element (uut1/phasediff_uut/FSM_sequential_state_reg[2]) is unused and will be removed from module tb_all_phase.
WARNING: [Synth 8-3332] Sequential element (uut1/phasediff_uut/FSM_sequential_state_reg[1]) is unused and will be removed from module tb_all_phase.
WARNING: [Synth 8-3332] Sequential element (uut1/phasediff_uut/FSM_sequential_state_reg[0]) is unused and will be removed from module tb_all_phase.
WARNING: [Synth 8-3332] Sequential element (uut1/phasemean_uut/FSM_sequential_state_reg[2]) is unused and will be removed from module tb_all_phase.
WARNING: [Synth 8-3332] Sequential element (uut1/phasemean_uut/FSM_sequential_state_reg[1]) is unused and will be removed from module tb_all_phase.
WARNING: [Synth 8-3332] Sequential element (uut1/phasemean_uut/FSM_sequential_state_reg[0]) is unused and will be removed from module tb_all_phase.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hilbert     | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hilbert     | C+A*B       | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65545 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 973.117 ; gain = 487.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 973.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1080.938 ; gain = 620.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/EDAtools/proj_v2/impl/proj_vivado/proj_vivado.runs/synth_1/tb_all_phase.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_all_phase_utilization_synth.rpt -pb tb_all_phase_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 23 15:59:12 2020...
