
*** Running vivado
    with args -log rtos_sys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rtos_sys_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep 18 13:21:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rtos_sys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/ej3b/PROGRAMS/tool/Vivado/2024.2/data/ip'.
Command: link_design -top rtos_sys_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.dcp' for cell 'rtos_sys_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.dcp' for cell 'rtos_sys_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/rtos_sys_axi_gpio_0_0.dcp' for cell 'rtos_sys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/rtos_sys_axi_gpio_1_0.dcp' for cell 'rtos_sys_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/rtos_sys_axi_smc_0.dcp' for cell 'rtos_sys_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axis_data_fifo_0_0/rtos_sys_axis_data_fifo_0_0.dcp' for cell 'rtos_sys_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axis_data_fifo_1_0/rtos_sys_axis_data_fifo_1_0.dcp' for cell 'rtos_sys_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_processing_system7_0_0/rtos_sys_processing_system7_0_0.dcp' for cell 'rtos_sys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/rtos_sys_rst_ps7_0_50M_0.dcp' for cell 'rtos_sys_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_snow_0_0/rtos_sys_snow_0_0.dcp' for cell 'rtos_sys_i/snow_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_white_0_0/rtos_sys_white_0_0.dcp' for cell 'rtos_sys_i/white_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s00_mmu_0/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.dcp' for cell 'rtos_sys_i/axi_mem_intercon/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s01_mmu_0/rtos_sys_axi_mem_intercon_imp_s01_mmu_0.dcp' for cell 'rtos_sys_i/axi_mem_intercon/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_xbar_0/rtos_sys_axi_mem_intercon_imp_xbar_0.dcp' for cell 'rtos_sys_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_auto_pc_0/rtos_sys_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_auto_pc_1/rtos_sys_axi_mem_intercon_imp_auto_pc_1.dcp' for cell 'rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1588.066 ; gain = 0.000 ; free physical = 15165 ; free virtual = 26967
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_processing_system7_0_0/rtos_sys_processing_system7_0_0.xdc] for cell 'rtos_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_processing_system7_0_0/rtos_sys_processing_system7_0_0.xdc] for cell 'rtos_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.xdc] for cell 'rtos_sys_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0.xdc] for cell 'rtos_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/rtos_sys_axi_gpio_0_0_board.xdc] for cell 'rtos_sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/rtos_sys_axi_gpio_0_0_board.xdc] for cell 'rtos_sys_i/axi_gpio_0/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/rtos_sys_axi_gpio_0_0.xdc] for cell 'rtos_sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/rtos_sys_axi_gpio_0_0.xdc] for cell 'rtos_sys_i/axi_gpio_0/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/rtos_sys_axi_gpio_1_0_board.xdc] for cell 'rtos_sys_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/rtos_sys_axi_gpio_1_0_board.xdc] for cell 'rtos_sys_i/axi_gpio_1/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/rtos_sys_axi_gpio_1_0.xdc] for cell 'rtos_sys_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/rtos_sys_axi_gpio_1_0.xdc] for cell 'rtos_sys_i/axi_gpio_1/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.xdc] for cell 'rtos_sys_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0.xdc] for cell 'rtos_sys_i/axi_dma_1/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/bd_0/ip/ip_1/bd_9f2a_psr_aclk_0_board.xdc] for cell 'rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/bd_0/ip/ip_1/bd_9f2a_psr_aclk_0_board.xdc] for cell 'rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/bd_0/ip/ip_1/bd_9f2a_psr_aclk_0.xdc] for cell 'rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/bd_0/ip/ip_1/bd_9f2a_psr_aclk_0.xdc] for cell 'rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/smartconnect.xdc] for cell 'rtos_sys_i/axi_smc/inst'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/smartconnect.xdc] for cell 'rtos_sys_i/axi_smc/inst'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/rtos_sys_rst_ps7_0_50M_0_board.xdc] for cell 'rtos_sys_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/rtos_sys_rst_ps7_0_50M_0_board.xdc] for cell 'rtos_sys_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/rtos_sys_rst_ps7_0_50M_0.xdc] for cell 'rtos_sys_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/rtos_sys_rst_ps7_0_50M_0.xdc] for cell 'rtos_sys_i/rst_ps7_0_50M/U0'
Parsing XDC File [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/Cora-Z7-07S-Master.xdc]
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0_clocks.xdc] for cell 'rtos_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/rtos_sys_axi_dma_0_0_clocks.xdc] for cell 'rtos_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0_clocks.xdc] for cell 'rtos_sys_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/rtos_sys_axi_dma_1_0_clocks.xdc] for cell 'rtos_sys_i/axi_dma_1/U0'
INFO: [Project 1-1714] 79 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.359 ; gain = 0.000 ; free physical = 14628 ; free virtual = 26432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

27 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.359 ; gain = 913.324 ; free physical = 14628 ; free virtual = 26432
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2356.266 ; gain = 9.906 ; free physical = 14571 ; free virtual = 26374

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25667046c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2356.266 ; gain = 0.000 ; free physical = 14569 ; free virtual = 26372

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25667046c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14244 ; free virtual = 26048

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25667046c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14244 ; free virtual = 26048
Phase 1 Initialization | Checksum: 25667046c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14244 ; free virtual = 26048

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25667046c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14244 ; free virtual = 26048

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25667046c

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14242 ; free virtual = 26046
Phase 2 Timer Update And Timing Data Collection | Checksum: 25667046c

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14242 ; free virtual = 26046

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 89 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 255de1fb2

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14242 ; free virtual = 26046
Retarget | Checksum: 255de1fb2
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 135 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 19636cb35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14246 ; free virtual = 26049
Constant propagation | Checksum: 19636cb35
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 267 cells
INFO: [Opt 31-1021] In phase Constant propagation, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14246 ; free virtual = 26049
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14246 ; free virtual = 26049
Phase 5 Sweep | Checksum: 17c1731ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2667.133 ; gain = 0.000 ; free physical = 14245 ; free virtual = 26049
Sweep | Checksum: 17c1731ff
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Sweep, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17c1731ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049
BUFG optimization | Checksum: 17c1731ff
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17c1731ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049
Shift Register Optimization | Checksum: 17c1731ff
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 188667346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049
Post Processing Netlist | Checksum: 188667346
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 243ebad74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.148 ; gain = 0.000 ; free physical = 14245 ; free virtual = 26049
Phase 9.2 Verifying Netlist Connectivity | Checksum: 243ebad74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049
Phase 9 Finalization | Checksum: 243ebad74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |             135  |                                            159  |
|  Constant propagation         |              47  |             267  |                                            156  |
|  Sweep                        |               0  |             261  |                                            280  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            189  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 243ebad74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.148 ; gain = 32.016 ; free physical = 14245 ; free virtual = 26049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 2487cd975

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14113 ; free virtual = 25917
Ending Power Optimization Task | Checksum: 2487cd975

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.117 ; gain = 313.969 ; free physical = 14113 ; free virtual = 25917

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2487cd975

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14112 ; free virtual = 25916

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14112 ; free virtual = 25916
Ending Netlist Obfuscation Task | Checksum: 2e01f3d74

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14112 ; free virtual = 25916
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file rtos_sys_wrapper_drc_opted.rpt -pb rtos_sys_wrapper_drc_opted.pb -rpx rtos_sys_wrapper_drc_opted.rpx
Command: report_drc -file rtos_sys_wrapper_drc_opted.rpt -pb rtos_sys_wrapper_drc_opted.pb -rpx rtos_sys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14126 ; free virtual = 25931
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14126 ; free virtual = 25931
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14126 ; free virtual = 25931
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14124 ; free virtual = 25930
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14124 ; free virtual = 25930
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14122 ; free virtual = 25928
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14122 ; free virtual = 25928
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14100 ; free virtual = 25907
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20c858f1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14100 ; free virtual = 25907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14100 ; free virtual = 25907

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ce3c5931

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25903

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b077913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14091 ; free virtual = 25898

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b077913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14091 ; free virtual = 25898
Phase 1 Placer Initialization | Checksum: 23b077913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14091 ; free virtual = 25898

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b36db716

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14137 ; free virtual = 25944

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 222d97cf5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14135 ; free virtual = 25942

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 222d97cf5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14135 ; free virtual = 25942

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 29dcadb19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14126 ; free virtual = 25934

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 29dcadb19

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14126 ; free virtual = 25933

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 387 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 0 LUT, combined 145 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14129 ; free virtual = 25937

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            145  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            145  |                   145  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2af79ae66

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14127 ; free virtual = 25934
Phase 2.5 Global Place Phase2 | Checksum: 28be09715

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14127 ; free virtual = 25934
Phase 2 Global Placement | Checksum: 28be09715

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14127 ; free virtual = 25934

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 33aea4469

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14127 ; free virtual = 25934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b9bde732

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14125 ; free virtual = 25932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 228b7e895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14125 ; free virtual = 25932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24d407742

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14125 ; free virtual = 25932

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2122853b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14125 ; free virtual = 25932

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 269323ab5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14123 ; free virtual = 25930

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29e96fc35

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14122 ; free virtual = 25929
Phase 3 Detail Placement | Checksum: 29e96fc35

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14122 ; free virtual = 25929

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27b946bca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=85.362 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 253100ace

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 257406003

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
Phase 4.1.1.1 BUFG Insertion | Checksum: 27b946bca

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=85.362. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab644d04

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
Phase 4.1 Post Commit Optimization | Checksum: 1ab644d04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab644d04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab644d04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
Phase 4.3 Placer Reporting | Checksum: 1ab644d04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8496fb8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
Ending Placer Task | Checksum: 1b08bd462

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
93 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14118 ; free virtual = 25925
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file rtos_sys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14089 ; free virtual = 25896
INFO: [Vivado 12-24828] Executing command : report_utilization -file rtos_sys_wrapper_utilization_placed.rpt -pb rtos_sys_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file rtos_sys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14091 ; free virtual = 25898
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14094 ; free virtual = 25903
Wrote PlaceDB: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14099 ; free virtual = 25916
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14099 ; free virtual = 25916
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14099 ; free virtual = 25917
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25913
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25914
Write Physdb Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25914
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14105 ; free virtual = 25916
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 85.362 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14105 ; free virtual = 25918
Wrote PlaceDB: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25916
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14096 ; free virtual = 25916
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14095 ; free virtual = 25916
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14088 ; free virtual = 25909
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14088 ; free virtual = 25910
Write Physdb Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14088 ; free virtual = 25910
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 563e1f59 ConstDB: 0 ShapeSum: b46dc511 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 7fe6f5be | NumContArr: 8aa18592 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28fda708a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14053 ; free virtual = 25867

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28fda708a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14053 ; free virtual = 25865

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28fda708a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14053 ; free virtual = 25865
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c4449ef8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14048 ; free virtual = 25860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=85.670 | TNS=0.000  | WHS=-0.301 | THS=-139.977|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00154842 %
  Global Horizontal Routing Utilization  = 0.0066636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6460
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16d560fc8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14044 ; free virtual = 25856

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 16d560fc8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14044 ; free virtual = 25856

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e19085af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856
Phase 4 Initial Routing | Checksum: 2e19085af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=84.399 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f6adc247

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=84.399 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 36984a32e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854
Phase 5 Rip-up And Reroute | Checksum: 36984a32e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 36984a32e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854
INFO: [Route 35-416] Intermediate Timing Summary | WNS=84.412 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 36984a32e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 36984a32e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854
Phase 6 Delay and Skew Optimization | Checksum: 36984a32e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14041 ; free virtual = 25854

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=84.412 | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 30061ddd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856
Phase 7 Post Hold Fix | Checksum: 30061ddd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.31025 %
  Global Horizontal Routing Utilization  = 3.32261 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 30061ddd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 30061ddd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14043 ; free virtual = 25856

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d993f917

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d993f917

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=84.412 | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d993f917

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855
Total Elapsed time in route_design: 13.55 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 153f03d13

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 153f03d13

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.117 ; gain = 0.000 ; free physical = 14042 ; free virtual = 25855
INFO: [Vivado 12-24828] Executing command : report_drc -file rtos_sys_wrapper_drc_routed.rpt -pb rtos_sys_wrapper_drc_routed.pb -rpx rtos_sys_wrapper_drc_routed.rpx
Command: report_drc -file rtos_sys_wrapper_drc_routed.rpt -pb rtos_sys_wrapper_drc_routed.pb -rpx rtos_sys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file rtos_sys_wrapper_methodology_drc_routed.rpt -pb rtos_sys_wrapper_methodology_drc_routed.pb -rpx rtos_sys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rtos_sys_wrapper_methodology_drc_routed.rpt -pb rtos_sys_wrapper_methodology_drc_routed.pb -rpx rtos_sys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file rtos_sys_wrapper_timing_summary_routed.rpt -pb rtos_sys_wrapper_timing_summary_routed.pb -rpx rtos_sys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file rtos_sys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file rtos_sys_wrapper_bus_skew_routed.rpt -pb rtos_sys_wrapper_bus_skew_routed.pb -rpx rtos_sys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file rtos_sys_wrapper_route_status.rpt -pb rtos_sys_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file rtos_sys_wrapper_power_routed.rpt -pb rtos_sys_wrapper_power_summary_routed.pb -rpx rtos_sys_wrapper_power_routed.rpx
Command: report_power -file rtos_sys_wrapper_power_routed.rpt -pb rtos_sys_wrapper_power_summary_routed.pb -rpx rtos_sys_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file rtos_sys_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3101.398 ; gain = 88.281 ; free physical = 13900 ; free virtual = 25718
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13906 ; free virtual = 25725
Wrote PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13895 ; free virtual = 25723
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13895 ; free virtual = 25723
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13894 ; free virtual = 25723
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13894 ; free virtual = 25724
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13894 ; free virtual = 25724
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3101.398 ; gain = 0.000 ; free physical = 13894 ; free virtual = 25724
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/impl_1/rtos_sys_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <rtos_sys_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rtos_sys_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rtos_sys_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rtos_sys_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rtos_sys_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force rtos_sys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rtos_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3369.309 ; gain = 131.844 ; free physical = 13547 ; free virtual = 25371
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 13:22:34 2025...
