{"vcs1":{"timestamp_begin":1769498867.510339458, "rt":6.77, "ut":6.50, "st":0.18}}
{"vcselab":{"timestamp_begin":1769498874.330563852, "rt":0.32, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1769498874.689889588, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498867.253877356}
{"VCS_COMP_START_TIME": 1769498867.253877356}
{"VCS_COMP_END_TIME": 1769498874.993138691}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173708}}
