10|4615|Public
40|$|A {{mixture of}} ZnO {{nanoparticles}} and polymethylmethacrylate {{was used as}} an active layer in a nonvolatile <b>resistive</b> <b>memory</b> <b>device.</b> Current-voltage characteristics of the device showed nonvolatile write-once-read-many-times memory behavior with a switching time on the order of μs. The device exhibited an on/off ratio of 10 ^ 4, retention time of > 10 ^ 5 [*]s, and number of readout of > 4 [*]×[*] 10 ^ 4 times under a read voltage of 0. 5 [*]V. The emission, cross-sectional high-resolution transmission electron microscopy (TEM), scanning TEM-high angle annular dark field imaging, and energy dispersive x-ray spectroscopy elemental mapping measurements suggest that the electrical switching originates from the formation of conduction paths...|$|E
40|$|Electrical {{characteristics}} of a Co/TiO_x/Co <b>resistive</b> <b>memory</b> <b>device,</b> fabricated by two different methods are reported. In addition to crystalline TiO_ 2 layers fabricated via conventional atomic layer deposition (ALD), an alternative method has been examined, where TiO_x nanoparticle layers were fabricated via sol-gel. The different devices have shown different hysteresis loops with a unique crossing point for the sol-gel devices. A simple qualitative model is introduced to describe the different current-voltage behaviours by suggesting only one active metal-oxide interface for the ALD devices and two active metal-oxide interfaces for the sol-gel devices. Furthermore, we show that the resistive switching behaviour could be easily tuned by proper interface engineering and that despite having a similar active material, different fabrication methods can lead to dissimilar resistive switching properties...|$|E
40|$|With the {{continuous}} advance of modern electronics, {{the demand for}} nonvolatile memory cells rapidly grows. In order to develop post-silicon electronic devices, {{it is necessary to}} find innovative solutions to the eco-sustainability problem of materials for nonvolatile memory cells. In this work, we realized a <b>resistive</b> <b>memory</b> <b>device</b> based on graphene oxide (GO) and GO/cellulose nanocrystals (CNC) thin films. Aqueous solutions of GO and GO with CNC have been prepared and drop cast between two metal electrodes. Such thin-film based devices showed a transition between low and high conductivity states upon the forward and backward sweeping of an external electric field. This reversible current density transition behavior demonstrates a typical memory characteristic. The obtained results open an easy route for electronic information storage based on the integration of nanocrystalline cellulose onto graphene based devices. Peer Reviewe...|$|E
3000|$|Recently, <b>resistive</b> {{switching}} <b>memory</b> <b>devices</b> involving different {{materials such}} as Pr 0.7 Ca 0.3 MnO 3 (PCMO)[1], NiO [...]...|$|R
40|$|In this letter, {{we present}} {{a study of the}} SET {{kinetics}} of bipolar switching SrTiO 3 -based <b>resistive</b> <b>memory</b> <b>devices.</b> Pulse measurements on a timescale from 1 (mu) s to 1 s and voltage sweeps with sweep-rates up to 6 MV/s were performed showing a highly nonlinear correlation between voltage and time. An analytical model is presented that explains the interrelation of both experiments by a comparative analysis of the current–voltage characteristics...|$|R
40|$|<b>Resistive</b> <b>memory</b> {{technology}} is very promising {{in the field}} of semiconductor <b>memory</b> <b>devices.</b> According to Liu et al, MoS 2 -PVP nanocomposite can be used as an active layer material for <b>resistive</b> <b>memory</b> <b>devices</b> due to its bipolar resistive switching behavior. Recent studies have also indicated that the doping of N element can reduce the band gap of MoS 2 nanosheets, which is conducive to improving the conductivity of the material. Therefore, in this paper, we prepared N-doped MoS 2 nanosheets and then fabricated N-doped MoS 2 -PVP nanocomposite films by spin coating. Finally, the <b>resistive</b> <b>memory</b> [C. Tan et al., Chem. Soc. Rev. 44, 2615 (2015) ], device with ITO/N-doped MoS 2 -PVP/Pt structure was fabricated. Study on the I-V characteristics shows that the device has excellent resistance switching effect. It is worth mentioning that our device possesses a threshold voltage of 0. 75 V, which is much better than 3. 5 V reported previously for the undoped counterparts. The above research shows that N-doped MoS 2 -PVP nanocomposite films can be used as the active layer of <b>resistive</b> switching <b>memory</b> <b>devices,</b> and will make the devices have better performance...|$|R
40|$|Non-Hebbian {{learning}} is often encountered in different bio-organisms. In these processes, {{the strength of}} a synapse connecting two neurons is controlled not only by the signals exchanged between the neurons, but also by an additional factor external to the synaptic structure. Here we show the implementation of non-Hebbian learning in a single solid-state <b>resistive</b> <b>memory</b> <b>device.</b> The output of our device is controlled not only by the applied voltages, but also by the illumination conditions under which it operates. We demonstrate that our metal/oxide/semiconductor device learns more efficiently at higher applied voltages but also when light, an external parameter, is present during the information writing steps. Conversely, memory erasing is more efficiently at higher applied voltages and in the dark. Translating neuronal activity into simple solid-state devices could provide a deeper understanding of complex brain processes and give insight into non-binary computing possibilities...|$|E
3000|$|... film. The AFM image {{shows the}} {{presence}} of nanotips on the W bottom electrode surface. The device has shown excellent switching uniformity during 100 consecutive dc sweeps with set/reset voltages of ± 2.5  V and a resistance ratio of > 100. The self-compliance behavior which comes from the bulk resistance of the stack shows the built-in capability of the device to minimize current overshoot during switching. The improvement in the switching is attributed {{to the formation of}} a defective switching layer and bottom electrode surface morphology with nanoscale tips which can enhance the electric field resulting in the uniform formation/rupture of the oxygen vacancy conducting filament. The device has exhibited an ac cycle endurance of > 105  cycles and a data retention of > 104  s. It is expected that this self-compliance, low-voltage-operated cross-point <b>resistive</b> <b>memory</b> <b>device</b> could be useful for the development of future nanoscale nonvolatile memory devices.|$|E
40|$|A {{multilayer}} perovskite {{thin film}} <b>resistive</b> <b>memory</b> <b>device</b> {{has been developed}} comprised of: a Pr 0. 7 Ca 0. 3 MnO 3 (PCMO) perovskite oxide epitaxial layer on a YBCO bottom thin film electrode; a thin yttria stabilized zirconia (YSZ) buffer layer grown on the PCMO layer, and a gold thin film top electrode. The multi-layer thin film lattice structure has been characterized by XRD and TEM analyses showing a high quality heterostructure. I-AFM analysis indicated nano granular conductivity distributed uniformly throughout the PCMO film surface. With {{the addition of the}} YSZ buffer layer, the pulse voltage needed to switch the device is significantly reduced and the resistance-switching ratio is increased compared to a non-buffered resistance memory device, which is very important for the device fabrication. The magnetic field effect on the multilayer structure resistance at various temperatures shows CMR behavior for both high and low resistance states implying a bulk material component to the switch behavior. Comment: 16 pages, 4 figure...|$|E
40|$|We {{report the}} direct {{formation}} of ordered memristor nanostructures on metal and graphene electrodes by a block copolymer self-assembly process. Optimized surface functionalization provides stacking structures of Si-containing block copolymer thin films to generate uniform memristor device structures. Both the silicon oxide film and nanodot memristors, which were {{formed by the}} plasma oxidation of the self-assembled block copolymer thin films, presented unipolar switching behaviors with appropriate set and reset voltages for <b>resistive</b> <b>memory</b> applications. This approach offers a very convenient pathway to fabricate ultrahigh-density <b>resistive</b> <b>memory</b> <b>devices</b> without relying on high-cost lithography and pattern-transfer processes. close 221...|$|R
40|$|A novel {{class of}} {{luminescent}} phosphole oxide-containing alkynylgold(III) complex has been synthesized, characterized, and applied as active {{material in the}} fabrication of solution-processable <b>resistive</b> <b>memory</b> <b>devices.</b> Incorporation of the phosphole oxide moiety in gold(III) system has been demonstrated to provide an extra charge-trapping site, giving rise to intriguing ternary memory performances with distinct and low switching threshold voltages, high OFF/ON 1 /ON 2 current ratio of 1 / 10 ^ 3 / 10 ^ 7, and long retention time for the three states. The present study offers vital insights for the future development of multilevel <b>memory</b> <b>devices</b> using small-molecule organometallic compounds...|$|R
3000|$|... -based <b>resistive</b> {{switching}} <b>memory</b> <b>devices</b> is investigated, {{as compared}} to other switching materials in different RRAMs. This topical review shows good prospective; however, it needs to overcome the challenges for future production of the TaO [...]...|$|R
30|$|Instability and {{reproducibility}} of resistive switching {{in single}} ZnO-nanorod/nanowire {{can be further}} improved by utilizing plasma treatment [60, 61] and introduction of other metal elements, such as Cu [66], Ga, and Sb [62]. It is also reported that self-compliance and self-rectifying characteristic can be induced by Na doping on ZnO-nanowire ECM type devices [70]. Single nanorod/nanowire-based devices offer ultra-low operation current, {{in the range of}} pico- to microamperes; however, the high operation voltage, in the range of hecto- to deka-volts, is still a main challenge in the development of this kind of <b>resistive</b> <b>memory</b> <b>device</b> [60 – 62, 66, 70, 75]. Despite ZnO:K,Cl micro/nanowire devices exhibited low operation voltage; however, the operation current is in the range of milliamperes which is quite high for its class [63]. In another report, low current and voltage operation is exhibited in Ag/Zn 2 SnO 3 -sheated ZnO-core heterostructure nanowire/Ag device [67]; yet, the fabrication of this heterostructure is quite complex and may limit fabrication reproducibility.|$|E
40|$|This work is {{licensed}} under a Creative Commons Attribution 4. 0 International License. Spin-valves had empowered {{the giant}} magnetoresistance (GMR) devices to have memory. The insertion of thin antiferromagnetic (AFM) films allowed two stable magnetic field-induced switchable resistance states persisting in remanence. In this letter, we show that, without the deliberate introduction {{of such an}} AFM layer, this functionality is transferred to multiferroic tunnel junctions (MFTJ) allowing us to create a four-state <b>resistive</b> <b>memory</b> <b>device.</b> We observed that the ferroelectric/ferromagnetic interface {{plays a crucial role}} in the stabilization of the exchange bias, which ultimately leads to four robust electro tunnel electro resistance (TER) and tunnel magneto resistance (TMR) states in the junction. I. F. acknowledges the Beatriu de Pinós postdoctoral scholarship (2011 BP-A 00220) from the Catalan Agency for Management of University and Research Grants (AGAUR-Generalitat de Catalunya). Work in part supported by the German Research Foundation (DFG) via SFB 762. The Beatriu de Pinós 2011 BP-A 00220 postdoctoral grant is acknowledged by I. F. Peer Reviewe...|$|E
30|$|This letter {{presents}} dual functions including selector {{and memory}} switching in a V/SiOx/AlOy/p++Si <b>resistive</b> <b>memory</b> <b>device</b> by simply controlling compliance current limit (CCL). Unidirectional threshold switching is observed after a positive forming with low CCL of 1  μA. The shifts to the V-electrode {{side of the}} oxygen form the VOx layer, where the threshold switching {{can be explained by}} the metal-insulation-transition phenomenon. For higher CCL (30  μA) applied to the device, a bipolar memory switching is obtained, which is attributed to formation and rupture of the conducting filament in SiOy layer. 1.5 -nm-thick AlOy layer with high thermal conductivity plays an important role in lowering the off-current for memory and threshold switching. Through the temperature dependence, high-energy barrier (0.463  eV) in the LRS is confirmed, which can cause nonlinearity in a low-resistance state. The smaller the CCL, the higher the nonlinearity, which provides a larger array size in the cross-point array. The coexistence of memory and threshold switching in accordance with the CCL provides the flexibility to control the device for its intended use.|$|E
3000|$|... /W {{structure}} {{has not yet}} been reported. Furthermore, the RRAM devices with low current operation (< 100  μA) is also a challenging issue. In this work, a <b>resistive</b> switching <b>memory</b> <b>device</b> using a Ti nanolayer at the W/TaO [...]...|$|R
40|$|We {{investigate}} the photoelectrical and resistive switching properties of Pt/ZnO/Pt capacitor operated in unipolar mode under ultraviolet (UV) illumination. The oxygen photodesorption under UV illumination explains the photoconduction observed in initial and high resistance states. Meanwhile, oxygen readsorption at surface-related defects justifies the different photoresponses dynamics in both states. Finally, UV illumination significantly reduces the variations of resistance in high resistance state, set voltage and reset voltage by 58 %, 33 %, and 25 %, respectively, stabilizing Pt/ZnO/Pt capacitor. Our findings in improved switching uniformity via UV light give physical insight into designing <b>resistive</b> <b>memory</b> <b>devices...</b>|$|R
40|$|Conference Theme: Fundamentals of Organic and Inorganic Semiconductors and Their Integration in Hybrid Electronic and Photonic DevicesNo. 12 A novel {{class of}} {{luminescent}} phosphole oxide-containing alkynylgold(III) complex has been synthesized, characterized, and applied as active {{material in the}} fabrication of solution-processable <b>resistive</b> <b>memory</b> <b>devices.</b> Incorporation of the phosphole oxide moiety in gold(III) system has been demonstrated to provide an extra charge-trapping site, giving rise to intriguing ternary memory performances with distinct and low switching threshold voltages, high OFF/ON 1 /ON 2 current ratio of 1 / 10 (3) / 10 (7), and long retention time for the three states. The present study offers vital insights for the future development of multilevel <b>memory</b> <b>devices</b> using small-molecule organometallic compounds...|$|R
40|$|The long-known {{resistive}} switching (RS) {{effect in}} thin film metal/insulator/metal (MIM) stacks has gained tremendous {{interest in the}} last decade because of promising properties and geometries for a <b>resistive</b> <b>memory</b> <b>device</b> (ReRAM) indicating a strong competition for DRAM and FLASH in future ultra-high integrated circuits. In contrast to numerous contributions for the electric behaviour and many, often very detailed assumptions for the mechanisms, much less is known about the microstructure and its relation to the observed resistance changes, forming and switching. This paper reports experiments combining electric measurements with microstructure characterization in electron microscopes for both, in situ and also ex situ (i. e. sequential). The results, mainly on Pt/TiO 2 /Pt stacks, indicate mostly heavy damage of the thin film microstructure associated with the forming, although these damaged samples still show stable unipolar and bipolar resistive switching. These findings are discussed and compared to the scarce microstructure information in the literature which is presented in a short review at the end. From all the information it has to be concluded that much more about the microstructure changes related to resistive switching is urgently needed in order to model the RS based on data instead of assumptions. (C) 2011 WILEY-VCH Verlag GmbH & Co. KGaA, Weinhei...|$|E
3000|$|Resistive {{switching}} {{properties of}} a self-compliance <b>resistive</b> random access <b>memory</b> <b>device</b> in cross-point architecture {{with a simple}} stack structure of Ir/TaO [...]...|$|R
40|$|Linear and hyperbranched poly(azomethine) s (PAMs) -based on triphenylamine {{moieties}} are synthesized {{and used}} as the functioning layers in the Ta/PAM/Pt <b>resistive</b> switching <b>memory</b> <b>devices.</b> Comparably, the hyperbranched PAM with isotropic architecture and semi-crystalline nature shows enhanced memory behaviors with more uniform distribution of the HRS and LRS resistances...|$|R
3000|$|... has {{attracted}} much attention[26] owing to its superior material and switching properties {{such as having}} two stable phases[15], high thermal stability[18], small difference between the free energies of low and high resistance states[26], CMOS compatibility, long endurance[2], and high switching speed[7]. So far,a cross-point <b>resistive</b> switching <b>memory</b> <b>device</b> in an Ir/TaO [...]...|$|R
30|$|S/Pt structure. Terabe et al. [8] {{reported}} a gap-type <b>resistive</b> switching <b>memory</b> <b>device.</b> At first, an Ag 2 S-coated Ag wire was crossed by a Pt wire. They {{mentioned that the}} ‘crossbar’ structure was convenient for integrating switches {{to be used in}} actual devices. Some oxide-based materials for CBRAM devices are explained below.|$|R
40|$|All-polymer, write-once-read-many times <b>resistive</b> <b>memory</b> <b>devices</b> {{have been}} {{fabricated}} on flexible substrates using a single polymer, poly(3, 4 - ethylenedioxythiophene) :polystyrene sulfonate (PEDOT:PSS). Spin-cast or inkjet-printed films of solvent-modified PEDOT:PSS {{are used as}} electrodes, while the unmodified or as-is PEDOT:PSS is used as the semiconducting active layer. The all-polymer devices exhibit an irreversible but stable transition from a low resistance state (ON) to a high resistance state (OFF) at low voltages caused by an electric-field-induced morphological rearrangement of PEDOT and PSS at the electrode interface. However, in the metal-PEDOT:PSS-metal devices, we have shown a metal filament formation switching the device from an initial high resistance state (OFF) to the low resistance state (ON). The all-PEDOT:PSS <b>memory</b> <b>device</b> has low write voltages ( 10 3), good retention characteristics (> 10 000 s), and stability in ambient storage (> 3 months). © 2013 American Chemical Society...|$|R
40|$|Physical unclonable {{functions}} (PUFs) {{exploit the}} intrinsic complexity and irreproducibility of physical systems to generate secret information. PUFs {{have the potential}} to provide fundamentally higher security than traditional cryptographic methods by preventing the cloning of identities and the extraction of secret keys. One unique and exciting opportunity is that of using the super-high information content (SHIC) capability of nanocrossbar architecture as well as the high resistance programming variation of <b>resistive</b> <b>memories</b> to develop a highly secure on-chip PUFs for extremely resource constrained devices characterized by limited power and area budgets such as passive Radio Frequency Identification (RFID) devices. We show how to implement PUF based on nano-scale memristive (<b>resistive</b> <b>memory)</b> <b>devices</b> (mrPUF). Our proposed architecture significantly increased the number of possible challenge-response pairs (CRPs), while also consuming relatively lesser power (around 70 uW). The presented approach can be used in other silicon-based PUFs as well...|$|R
30|$|Over {{the last}} few decades, a variety of NVM devices such as flash <b>memory,</b> <b>resistive</b> random access <b>memory</b> (RRAM), phase change memory (PCM), {{ferroelectric}} memory (FeRAM), and {{magnetic random access memory}} (MRAM) have emerged, though each has some technical limits, such as scalability, retention, switching power, and reliability aspects [2, 5 – 33]. Among them, <b>resistive</b> switching <b>memory</b> <b>devices</b> are expected {{to be one of the}} promising candidates for future nanoscale memories [34 – 46].|$|R
40|$|Undoped ZnO {{thin films}} with tunable {{electrical}} properties {{have been achieved}} by adjusting the O 2 plasma time in the plasma enhanced atomic layer deposition process. The structural, compositional and electrical properties of the deposited ZnO films were investigated by various characterization techniques. By tuning the plasma exposure from 2 to 8 s, both resistivities and carrier concentrations of the resultant ZnO films can be modulated by up to 3 orders of magnitude. Forming-free TiN/ZnO/TiN <b>resistive</b> <b>memory</b> <b>devices</b> have been achieved by choosing the ZnO film with the plasma exposure time of 6 s. This deposition method offers a great potential for producing other un-doped metal oxides with tunable properties as well as complex multilayer structures in a single deposition...|$|R
30|$|In the {{advancement}} of the semiconductor device technology, ZnO could be a prospective alternative than the other metal oxides for its versatility and huge applications in different aspects. In this review, a thorough overview on ZnO {{for the application of}} <b>resistive</b> switching <b>memory</b> (RRAM) <b>devices</b> has been conducted. Various efforts that have been made to investigate and modulate the switching characteristics of ZnO-based switching <b>memory</b> <b>devices</b> are discussed. The use of ZnO layer in different structure, the different types of filament formation, and the different types of switching including complementary switching are reported. By considering the huge interest of transparent devices, this review gives the concrete overview of the present status and prospects of transparent RRAM devices based on ZnO. ZnO-based RRAM can be used for flexible <b>memory</b> <b>devices,</b> which is also covered here. Another challenge in ZnO-based RRAM is that the realization of ultra-thin and low power devices. Nevertheless, ZnO not only offers decent memory properties but also has a unique potential to be used as multifunctional nonvolatile <b>memory</b> <b>devices.</b> The impact of electrode materials, metal doping, stack structures, transparency, and flexibility on resistive switching properties and switching parameters of ZnO-based <b>resistive</b> switching <b>memory</b> <b>devices</b> are briefly compared. This review also covers the different nanostructured-based emerging <b>resistive</b> switching <b>memory</b> <b>devices</b> for low power scalable devices. It may give a valuable insight on developing ZnO-based RRAM and also should encourage researchers to overcome the challenges.|$|R
30|$|UC {{received}} his MS degree in Solid State Electronics from the Indian Institute of Technology, Roorkee, India, in 2010. He {{is currently a}} Ph.D. candidate of the Institute of Electronics, National Chiao Tung University, Taiwan. He {{is currently working on}} the fabrication and characterization of <b>resistive</b> switching <b>memory</b> <b>devices</b> with a focus on memory structure innovations and reliability.|$|R
40|$|The {{operation}} of <b>resistive</b> and phase-change <b>memory</b> (RRAM and PCM) {{is controlled by}} highly localized self-heating effects, yet detailed studies of their temperature are rare due to challenges of nanoscale thermometry. Here we show {{that the combination of}} Raman thermometry and scanning thermal microscopy (SThM) can enable such measurements with high spatial resolution. We report temperature-dependent Raman spectra of HfO_ 2, TiO_ 2 and Ge_ 2 Sb_ 2 Te_ 5 (GST) films, and demonstrate direct measurements of temperature profiles in lateral PCM devices. Our measurements reveal that electrical and thermal interfaces dominate the {{operation of}} such devices, uncovering a thermal boundary resistance of 30 m^ 2 K^- 1 GW^- 1 at GST-SiO_ 2 interfaces and an effective thermopower 350 μV/K at GST-Pt interfaces. We also discuss possible pathways to apply Raman thermometry and SThM techniques to nanoscale and vertical <b>resistive</b> <b>memory</b> <b>devices...</b>|$|R
40|$|<b>Resistive</b> <b>memory</b> <b>devices</b> {{have been}} studied and {{fabricated}} using {{a wide variety of}} materials including chalcogenides [1], metal oxides [2], and hydrogenated amorphous silicon (a-Si:H) [3]. The most promising materials seem to be amorphous in nature, with the properties of the atomic lattices being conducive to the physical mechanisms that underlie the subsequent resistive switching. The devices are also finding applications beyond high-density digital memory, such as for electronic synapses in neuromorphic systems [4], [5]. However, a different set of properties is required in the latter case compared to devices that must only store binary values. In addition, {{it is well known that}} biological synapses are extremely unreliable and noisy, and yet the brain is still able to perform high-level cognitive functions [6]-[8]. This work uses pulse-based electrical characterization techniques to demonstrate the stochastic nature of resistive switching in nanocrystalline silicon (nc-Si) Conductive Bridge <b>Resistive</b> <b>Memory</b> (CBRAM) <b>Devices.</b> We chose nc-Si active layers so these devices could potentially be co-fabricated in the same process as nc-Si TFTs [9]-[11]. Our subsequent findings indicate the device properties may be particularly useful for some non-von Neumann computing paradigms. Though much research has been done using a-Si:H, results from nc-Si CBRAM devices have not been published. In this study, we showed that the switching of the device depends on the history of current passing though it, and not only the voltage applied. Further, the resistance switching in the devices is stochastic, making them ideal candidates for a biologically realistic synapse...|$|R
40|$|In this work, {{we present}} a {{multiscale}} simulation platform as a viable tool to engineer novel electron devices. The tool connects the specific material properties (as atomic defects, interfaces, material morphology) to the electrical behavior of the device, representing a virtual space {{for the design of}} novel electrons device purposely exploiting atom-electron interactions. This simulation platform is based on the modeling the microscopic interactions and chemical reactions (e. g. bond breaking) between electrons and atomic species (ions, vacancies, dangling bonds). In this work, we show how this tool can be used to design <b>resistive</b> <b>memory</b> <b>devices</b> based on binary oxides. The fundamental importance of the complex interplay between charge carriers and atomic species is highlighted by showing how these interactions determine many electrical characteristics of the device, including charge transport, structural modifications associated with resistive switching, variability, and noise fluctuations...|$|R
40|$|Deep neural {{networks}} have revolutionized {{the field of}} machine learning by providing unprecedented human-like performance in solving many real-world problems such as image and speech recognition. Training of large DNNs, however, is a computationally intensive task, and this necessitates the development of novel computing architectures targeting this application. A computational <b>memory</b> unit where <b>resistive</b> <b>memory</b> <b>devices</b> are organized in crossbar arrays {{can be used to}} locally store the synaptic weights in their conductance states. The expensive multiply accumulate operations can be performed in place using Kirchhoff's circuit laws in a non-von Neumann manner. However, a key challenge remains the inability to alter the conductance states of the devices in a reliable manner during the weight update process. We propose a mixed-precision architecture that combines a computational memory unit storing the synaptic weights with a digital processing unit and an additional memory unit accumulating weight updates in high precision. The new architecture delivers classification accuracies comparable to those of floating-point implementations without being constrained by challenges associated with the non-ideal weight update characteristics of emerging <b>resistive</b> <b>memories.</b> A two layer neural network in which the computational memory unit is realized using non-linear stochastic models of phase-change <b>memory</b> <b>devices</b> achieves a test accuracy of 97. 40 % on the MNIST handwritten digit classification problem...|$|R
40|$|We {{report the}} light-induced {{formation}} of conductive links across nanometer-wide insulating gaps. These are realized by incorporating spacers of molecules or 2 D monolayers inside a gold plasmonic nanoparticle-on-mirror (NPoM) geometry. Laser irradiation of individual NPoMs controllably reshapes and tunes the plasmonic system, {{in some cases}} forming conductive bridges between particle and substrate, which shorts the nanometer-wide plasmonic gaps geometrically and electronically. Dark-field spectroscopy monitors the bridge formation in situ, revealing strong plasmonic mode mixing dominated by clear anticrossings. Finite difference time domain simulations confirm this spectral evolution, which gives insights into the metal filament formation. A simple analytic cavity model describes the observed plasmonic mode hybridization between tightly confined plasmonic cavity modes and a radiative antenna mode sustained in the NPoM. Our results show how optics can reveal the properties of electrical transport across well-defined metallic nanogaps to study and develop technologies such as <b>resistive</b> <b>memory</b> <b>devices</b> (memristors) ...|$|R
40|$|This paper {{proposes a}} novel pre-coding method that enables {{bypassing}} the soldering reflow issue in <b>resistive</b> <b>memory</b> <b>devices</b> called RRAM. This method {{is based on}} the difference between forming and set voltages distributions to discriminate virgin memory cells from those in which data were pre-coded before the soldering step. This procedure enables data recovery through the application of a voltage pulse over the whole memory array. This method, demonstrated on bipolar HfO 2 -based resistive elements, can be extended to all RRAM devices that exhibit a significant margin between forming and set voltages distributions. Soldering reflow issue & pre-coding technique In few microcontrollers applications (i. e. security smartcard, firmware or subset of OS storage or end-customer code with typical dimension of 0. 5 MB), writing a code at wafer level, before packaging and soldering, is mandatory to guarantee data confidentiality. During soldering, non-volatile memory arrays are thermally stressed at about 260 °...|$|R
40|$|The {{human brain}} (volume= 1200 cm 3) consumes 20 W and {{is capable of}} performing> 10 % 5 E 16 operations/s. Current {{supercomputer}} technology has reached 1015 operations/s, yet it requires 1500 m% 5 E 3 and 3 MW, giving the brain a 10 % 5 E 12 advantage in operations/s/W/cm% 5 E 3. Thus, to reach exascale computation, two achievements are required: 1) improved understanding of computation in biological tissue, and 2) a paradigm shift towards neuromorphic computing where hardware circuits mimic properties of neural tissue. To address 1), we will interrogate corticostriatal networks in mouse brain tissue slices, specifically {{with regard to their}} frequency filtering capabilities as a function of input stimulus. To address 2), we will instantiate biological computing characteristics such as multi-bit storage into hardware devices with future computational and <b>memory</b> applications. <b>Resistive</b> <b>memory</b> <b>devices</b> will be modeled, designed, and fabricated in the MESA facility in consultation with our internal and external collaborators...|$|R
