Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 70f22429c3e949ddae2087f632b17fd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tconvert_tb_behav xil_defaultlib.tconvert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'c_f' [C:/Users/rosentha/Desktop/Rosenthal_ECE_Labs/Lab 03/Lab03.srcs/sim_1/new/tconvert_tb.sv:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tconvert
Compiling module xil_defaultlib.tconvert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tconvert_tb_behav
