Running PRESTO HDLC
Compiling Package Declaration CONSTANTS_PKG
Compiling Package Body CONSTANTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SUBTYPES_PKG
Compiling Package Body SUBTYPES_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration RECORDS_PKG
Compiling Package Body RECORDS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration COMPONENTS_PKG
Compiling Package Body COMPONENTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS_P
Compiling Architecture BEHAVIORAL of MINI_MIPS_P
Warning:  ./vhdl/mini_mips_P.vhd:17: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS
Compiling Architecture BEHAVIORAL of MINI_MIPS
Warning:  ./vhdl/mini_mips.vhd:17: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CONTROLLER
Compiling Architecture BEHAVIORAL of CONTROLLER
Warning:  ./vhdl/controller.vhd:15: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IF_TOP
Compiling Architecture BEHAVIORAL of IF_TOP
Warning:  ./vhdl/if/if_top.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PC
Compiling Architecture BEHAVIORAL of PC
Warning:  ./vhdl/if/pc.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ID_TOP
Compiling Architecture BEHAVIORAL of ID_TOP
Warning:  ./vhdl/id/id_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGFILE
Compiling Architecture BEHAVIORAL of REGFILE
Warning:  ./vhdl/id/regfile.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXE_TOP
Compiling Architecture BEHAVIORAL of EXE_TOP
Warning:  ./vhdl/exe/exe_top.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU
Compiling Architecture BEHAVIORAL of ALU
Warning:  ./vhdl/exe/alu.vhd:19: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU_CTRL
Compiling Architecture BEHAVIORAL of ALU_CTRL
Warning:  ./vhdl/exe/alu_ctrl.vhd:16: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Warning:  ./vhdl/mini_mips_P.vhd:46: The initial value for signal 's_dummy_zero_array' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[31] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[30] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[29] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[28] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[27] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[26] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[25] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[24] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[23] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[22] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[21] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[20] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[19] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[18] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[17] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[16] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[15] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[14] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[13] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[12] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[11] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[10] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[9] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[8] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[7] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[6] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[5] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[4] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[3] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[2] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[1] of cell imem_inst' connected to ground. (ELAB-294)
Warning:  ./vhdl/mini_mips_P.vhd:70: Floating pin 'D[0] of cell imem_inst' connected to ground. (ELAB-294)
Presto compilation completed successfully.
Warning: Overwriting design file '/h/dk/w/ael10jso/mips_project/mini_mips_p.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'mini_mips_p'.
Warning: It is dangerous to create a clock source on inout port 'clk'. (UID-376)

Information: There are 108 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition nom_1.20V_25C set on design mini_mips_p has different process,
voltage and temperatures parameters than the parameters at which target library 
IO65LPHVT_SF_1V8_50A_7M4X0Y2Z is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controller'
  Processing 'alu_ctrl'
  Processing 'alu_DW_mult_uns_0'
  Processing 'alu_DW01_add_0'
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW_cmp_1'
  Processing 'alu_DW_cmp_0'
  Processing 'alu'
  Processing 'exe_top'
  Processing 'regfile'
  Processing 'id_top'
  Processing 'if_top_DW01_inc_0'
  Processing 'pc'
  Processing 'if_top'
  Processing 'mini_mips'
  Processing 'mini_mips_p'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	mini_mips_inst/U31/A mini_mips_inst/U31/Z mini_mips_inst/id_top_inst/regfile_inst/U2601/A mini_mips_inst/id_top_inst/regfile_inst/U2601/Z mini_mips_inst/id_top_inst/regfile_inst/U498/B mini_mips_inst/id_top_inst/regfile_inst/U498/Z mini_mips_inst/exe_top_inst/U30/C mini_mips_inst/exe_top_inst/U30/Z mini_mips_inst/exe_top_inst/alu_inst/U382/D0 mini_mips_inst/exe_top_inst/alu_inst/U382/Z mini_mips_inst/exe_top_inst/alu_inst/U381/C mini_mips_inst/exe_top_inst/alu_inst/U381/Z mini_mips_inst/exe_top_inst/alu_inst/U364/A mini_mips_inst/exe_top_inst/alu_inst/U364/Z 
Information: Timing loop detected. (OPT-150)
	mini_mips_inst/exe_top_inst/alu_inst/U314/C mini_mips_inst/exe_top_inst/alu_inst/U314/Z mini_mips_inst/exe_top_inst/alu_inst/U302/A mini_mips_inst/exe_top_inst/alu_inst/U302/Z mini_mips_inst/U26/A mini_mips_inst/U26/Z mini_mips_inst/id_top_inst/regfile_inst/U2596/A mini_mips_inst/id_top_inst/regfile_inst/U2596/Z mini_mips_inst/id_top_inst/regfile_inst/U418/B mini_mips_inst/id_top_inst/regfile_inst/U418/Z mini_mips_inst/exe_top_inst/U25/C mini_mips_inst/exe_top_inst/U25/Z mini_mips_inst/exe_top_inst/alu_inst/U315/D0 mini_mips_inst/exe_top_inst/alu_inst/U315/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U498'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U418'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U978'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U274'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U482'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U450'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U306'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1010'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U386'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U82'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U514'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U466'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1026'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U402'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U34'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U338'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U50'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U898'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U162'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U146'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U706'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U722'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U754'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U194'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U770'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U370'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U930'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U130'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U434'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U226'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U322'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U882'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U98'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U658'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U258'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U818'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U354'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U290'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U850'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U66'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U626'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U242'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U802'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U210'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1090'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U530'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U674'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U114'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U178'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U738'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U914'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U690'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U994'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1042'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1074'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U610'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U594'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U642'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U962'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U866'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U946'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U786'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U834'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1058'
         to break a timing loop (originally by case_analysis). (OPT-314)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10  262409.8      0.00       0.0    2910.2                          
    0:00:10  262409.8      0.00       0.0    2910.2                          
    0:00:16  279488.1      0.00       0.0       0.0                          
    0:00:16  279488.1      0.00       0.0       0.0                          
    0:00:16  279488.1      0.00       0.0       0.0                          
    0:00:16  279488.1      0.00       0.0       0.0                          
    0:00:17  279488.1      0.00       0.0       0.0                          
    0:00:23  234290.8      0.00       0.0       0.0                          
    0:00:24  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:27  234132.7      0.00       0.0       0.0                          
    0:00:28  234132.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28  234132.7      0.00       0.0       0.0                          
    0:00:28  234132.7      0.00       0.0       0.0                          
    0:00:30  234028.2      0.00       0.0       0.0                          
    0:00:33  233966.3      0.00       0.0       0.0                          
    0:00:34  233907.5      0.00       0.0       0.0                          
    0:00:34  233882.0      0.00       0.0       0.0                          
    0:00:34  233873.2      0.00       0.0       0.0                          
    0:00:34  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
    0:00:35  233873.2      0.00       0.0       0.0                          
Loading db file '/h/dk/w/ael10jso/mips_project/vhdl/mem/SPHDL100823_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db'

  Optimization Complete
  ---------------------
Warning: Design 'mini_mips_p' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mini_mips_inst/exe_top_inst/alu_inst/clk': 1070 load(s), 1 driver(s)
Writing ddc file './netlists/mips.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/h/dk/w/ael10jso/mips_project/netlists/mips.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'mini_mips_p' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	mini_mips_inst/U20/A mini_mips_inst/U20/Z mini_mips_inst/id_top_inst/regfile_inst/U709/A mini_mips_inst/id_top_inst/regfile_inst/U709/Z mini_mips_inst/id_top_inst/regfile_inst/U498/B mini_mips_inst/id_top_inst/regfile_inst/U498/Z mini_mips_inst/exe_top_inst/U11/C mini_mips_inst/exe_top_inst/U11/Z mini_mips_inst/exe_top_inst/alu_inst/U240/D0 mini_mips_inst/exe_top_inst/alu_inst/U240/Z mini_mips_inst/exe_top_inst/alu_inst/U404/C mini_mips_inst/exe_top_inst/alu_inst/U404/Z mini_mips_inst/exe_top_inst/alu_inst/U403/A mini_mips_inst/exe_top_inst/alu_inst/U403/Z 
Information: Timing loop detected. (OPT-150)
	mini_mips_inst/exe_top_inst/alu_inst/U408/C mini_mips_inst/exe_top_inst/alu_inst/U408/Z mini_mips_inst/exe_top_inst/alu_inst/U407/A mini_mips_inst/exe_top_inst/alu_inst/U407/Z mini_mips_inst/U27/A mini_mips_inst/U27/Z mini_mips_inst/id_top_inst/regfile_inst/U714/A mini_mips_inst/id_top_inst/regfile_inst/U714/Z mini_mips_inst/id_top_inst/regfile_inst/U418/B mini_mips_inst/id_top_inst/regfile_inst/U418/Z mini_mips_inst/exe_top_inst/U21/C mini_mips_inst/exe_top_inst/U21/Z mini_mips_inst/exe_top_inst/alu_inst/U295/A mini_mips_inst/exe_top_inst/alu_inst/U295/Z mini_mips_inst/exe_top_inst/alu_inst/U234/D0 mini_mips_inst/exe_top_inst/alu_inst/U234/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U498'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U418'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U978'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U274'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U482'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U450'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U306'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1010'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U386'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U82'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U514'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U466'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1026'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U402'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U34'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U338'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U50'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U898'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U162'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U146'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U706'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U722'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U754'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U194'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U770'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U370'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U930'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U130'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U434'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U226'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U322'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U882'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U98'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U658'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U258'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U818'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U354'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U290'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U850'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U66'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U626'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U242'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U802'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U210'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1090'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U530'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U674'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U114'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U178'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U738'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U914'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U690'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U994'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1042'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1074'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U610'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U594'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U642'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U962'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U866'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U946'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U786'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U834'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'mini_mips_inst/id_top_inst/regfile_inst/U1058'
         to break a timing loop (originally by case_analysis). (OPT-314)
Writing vhdl file '/h/dk/w/ael10jso/mips_project/netlists/mips.vhdl'.
Warning: A dummy net 'n_1000' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'ctrl_o[BRANCH]'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'ctrl_o[CALU_OP][3]'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'ctrl_o[CALU_OP][2]'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'RY'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'RY'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'mini_mips_o[MEM_READ]'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'mini_mips_o[MEM_WRITE]'. (VHDL-290)
Warning: A dummy net 'n_1023' is created to connect open pin 'mini_mips_o[DMEM_WEN]'. (VHDL-290)
Writing verilog file '/h/dk/w/ael10jso/mips_project/netlists/mips.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 3 nets to module mini_mips using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module mini_mips_p using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
 
****************************************
Report : area
Design : mini_mips_p
Version: F-2011.09-SP3
Date   : Thu May  8 17:00:03 2014
****************************************

Library(s) Used:

    CORE65LPHVT (File: /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db)
    IO65LPHVT_SF_1V8_50A_7M4X0Y2Z (File: /usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db)
    SPHDL100823 (File: /h/dk/w/ael10jso/mips_project/vhdl/mem/SPHDL100823_nom_1.20V_25C.db)

Number of ports:                            2
Number of nets:                           127
Number of cells:                            5
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros:                           0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:       23644.919691
Noncombinational area:    210228.282721
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          233873.202412
Total area:                 undefined
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mini_mips_p
Version: F-2011.09-SP3
Date   : Thu May  8 17:00:03 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: SPHDL100823
Wire Load Model Mode: top

  Startpoint: imem_inst (rising edge-triggered flip-flop clocked by myclk)
  Endpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]
            (rising edge-triggered flip-flop clocked by myclk)
  Path Group: myclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myclk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  imem_inst/CK (ST_SPHDL_4096x32m8_L)                     0.00 #     0.00 r
  imem_inst/Q[24] (ST_SPHDL_4096x32m8_L)                  2.14       2.14 f
  mini_mips_inst/mini_mips_i[IMEM_DATA][24] (mini_mips)
                                                          0.00       2.14 f
  mini_mips_inst/id_top_inst/id_top_i[INSTRUCTION][24] (id_top)
                                                          0.00       2.14 f
  mini_mips_inst/id_top_inst/regfile_inst/regfile_i[ADRREAD0][3] (regfile)
                                                          0.00       2.14 f
  mini_mips_inst/id_top_inst/regfile_inst/U960/Z (HS65_LH_IVX9)
                                                          0.04       2.17 r
  mini_mips_inst/id_top_inst/regfile_inst/U589/Z (HS65_LH_NOR3X4)
                                                          0.05       2.23 f
  mini_mips_inst/id_top_inst/regfile_inst/U10/Z (HS65_LH_AND2X4)
                                                          0.09       2.31 f
  mini_mips_inst/id_top_inst/regfile_inst/U235/Z (HS65_LH_BFX9)
                                                          0.10       2.41 f
  mini_mips_inst/id_top_inst/regfile_inst/U1000/Z (HS65_LH_MX41X7)
                                                          0.14       2.55 f
  mini_mips_inst/id_top_inst/regfile_inst/U974/Z (HS65_LH_NAND4ABX3)
                                                          0.12       2.67 f
  mini_mips_inst/id_top_inst/regfile_inst/U972/Z (HS65_LH_OAI21X3)
                                                          0.11       2.79 r
  mini_mips_inst/id_top_inst/regfile_inst/U738/Z (HS65_LH_OAI12X18)
                                                          0.11       2.90 f
  mini_mips_inst/id_top_inst/regfile_inst/regfile_o[READ_DATA0][2] (regfile)
                                                          0.00       2.90 f
  mini_mips_inst/id_top_inst/id_top_o[REG_A][2] (id_top)
                                                          0.00       2.90 f
  mini_mips_inst/exe_top_inst/exe_top_i[REGS_A][2] (exe_top)
                                                          0.00       2.90 f
  mini_mips_inst/exe_top_inst/alu_inst/alu_i[SRC_A][2] (alu)
                                                          0.00       2.90 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/a[2] (alu_DW_mult_uns_0)
                                                          0.00       2.90 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2204/Z (HS65_LH_IVX9)
                                                          0.07       2.97 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2000/Z (HS65_LH_IVX9)
                                                          0.13       3.10 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U3353/Z (HS65_LHS_XOR2X6)
                                                          0.16       3.26 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U3244/Z (HS65_LH_NOR2AX3)
                                                          0.31       3.58 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U3243/Z (HS65_LH_IVX9)
                                                          0.14       3.72 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2339/Z (HS65_LH_IVX9)
                                                          0.11       3.83 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1966/Z (HS65_LH_AO22X9)
                                                          0.13       3.96 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1965/Z (HS65_LHS_XOR2X6)
                                                          0.10       4.06 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1964/S0 (HS65_LH_HA1X4)
                                                          0.16       4.22 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2214/CO (HS65_LH_FA1X4)
                                                          0.16       4.38 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2217/CO (HS65_LH_FA1X4)
                                                          0.15       4.53 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2220/CO (HS65_LH_FA1X4)
                                                          0.15       4.68 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2223/CO (HS65_LH_FA1X4)
                                                          0.15       4.83 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2226/CO (HS65_LH_FA1X4)
                                                          0.15       4.98 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2229/CO (HS65_LH_FA1X4)
                                                          0.15       5.13 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2232/CO (HS65_LH_FA1X4)
                                                          0.15       5.28 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2235/CO (HS65_LH_FA1X4)
                                                          0.15       5.43 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2241/CO (HS65_LH_FA1X4)
                                                          0.15       5.59 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2247/CO (HS65_LH_FA1X4)
                                                          0.15       5.74 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2253/CO (HS65_LH_FA1X4)
                                                          0.15       5.89 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2259/CO (HS65_LH_FA1X4)
                                                          0.15       6.04 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2265/CO (HS65_LH_FA1X4)
                                                          0.15       6.19 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2208/CO (HS65_LH_FA1X4)
                                                          0.15       6.34 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2271/CO (HS65_LH_FA1X4)
                                                          0.15       6.49 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2277/CO (HS65_LH_FA1X4)
                                                          0.15       6.64 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2283/CO (HS65_LH_FA1X4)
                                                          0.15       6.79 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2289/CO (HS65_LH_FA1X4)
                                                          0.15       6.94 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2292/CO (HS65_LH_FA1X4)
                                                          0.15       7.10 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2131/CO (HS65_LH_FA1X4)
                                                          0.15       7.25 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2134/CO (HS65_LH_FA1X4)
                                                          0.15       7.40 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2185/CO (HS65_LH_FA1X4)
                                                          0.15       7.55 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2188/CO (HS65_LH_FA1X4)
                                                          0.15       7.70 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2191/CO (HS65_LH_FA1X4)
                                                          0.15       7.85 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2137/CO (HS65_LH_FA1X4)
                                                          0.15       8.00 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2211/CO (HS65_LH_FA1X4)
                                                          0.15       8.15 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2140/CO (HS65_LH_FA1X4)
                                                          0.15       8.30 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2128/CO (HS65_LH_FA1X4)
                                                          0.15       8.45 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2194/CO (HS65_LH_FA1X4)
                                                          0.15       8.60 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U3246/CO (HS65_LH_FA1X4)
                                                          0.15       8.76 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2295/CO (HS65_LH_FA1X4)
                                                          0.15       8.91 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1968/CO (HS65_LH_FA1X4)
                                                          0.15       9.06 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1969/CO (HS65_LH_FA1X4)
                                                          0.15       9.21 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1970/CO (HS65_LH_FA1X4)
                                                          0.15       9.36 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1971/CO (HS65_LH_FA1X4)
                                                          0.15       9.51 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1972/CO (HS65_LH_FA1X4)
                                                          0.15       9.66 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1973/CO (HS65_LH_FA1X4)
                                                          0.15       9.81 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1974/CO (HS65_LH_FA1X4)
                                                          0.15       9.96 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1975/CO (HS65_LH_FA1X4)
                                                          0.15      10.11 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1976/CO (HS65_LH_FA1X4)
                                                          0.15      10.27 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1977/CO (HS65_LH_FA1X4)
                                                          0.15      10.42 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1978/CO (HS65_LH_FA1X4)
                                                          0.15      10.57 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1979/CO (HS65_LH_FA1X4)
                                                          0.15      10.72 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1980/CO (HS65_LH_FA1X4)
                                                          0.15      10.87 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1981/CO (HS65_LH_FA1X4)
                                                          0.15      11.02 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1982/CO (HS65_LH_FA1X4)
                                                          0.15      11.17 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1983/CO (HS65_LH_FA1X4)
                                                          0.15      11.32 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1984/CO (HS65_LH_FA1X4)
                                                          0.15      11.47 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1985/CO (HS65_LH_FA1X4)
                                                          0.15      11.62 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1986/CO (HS65_LH_FA1X4)
                                                          0.15      11.77 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1987/CO (HS65_LH_FA1X4)
                                                          0.15      11.93 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1988/CO (HS65_LH_FA1X4)
                                                          0.15      12.08 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1989/CO (HS65_LH_FA1X4)
                                                          0.15      12.23 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1990/CO (HS65_LH_FA1X4)
                                                          0.15      12.38 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1991/CO (HS65_LH_FA1X4)
                                                          0.15      12.53 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1992/CO (HS65_LH_FA1X4)
                                                          0.15      12.68 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1993/CO (HS65_LH_FA1X4)
                                                          0.15      12.83 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1994/CO (HS65_LH_FA1X4)
                                                          0.15      12.98 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U1995/CO (HS65_LH_FA1X4)
                                                          0.15      13.13 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U2197/CO (HS65_LH_FA1X4)
                                                          0.16      13.29 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/U3357/Z (HS65_LHS_XOR3X2)
                                                          0.15      13.44 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_68/product[63] (alu_DW_mult_uns_0)
                                                          0.00      13.44 f
  mini_mips_inst/exe_top_inst/alu_inst/U272/Z (HS65_LH_AO22X9)
                                                          0.12      13.56 f
  mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (HS65_LH_DFPRQX9)
                                                          0.00      13.56 f
  data arrival time                                                 13.56

  clock myclk (rise edge)                                20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -1.00      19.00
  mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/CP (HS65_LH_DFPRQX9)
                                                          0.00      19.00 r
  library setup time                                     -0.13      18.87
  data required time                                                18.87
  --------------------------------------------------------------------------
  data required time                                                18.87
  data arrival time                                                -13.56
  --------------------------------------------------------------------------
  slack (MET)                                                        5.31


1
