+==============================+==============================+================================================+
| Launch Setup Clock           | Launch Hold Clock            | Pin                                            |
+==============================+==============================+================================================+
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[14]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[19]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[15]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[12]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[23]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[18]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[13]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[10]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[17]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[11]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[22]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[16]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[21]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[20]/D |
| clk_out1_TestDDR_clk_wiz_0_2 | clk_out1_TestDDR_clk_wiz_0_2 | TestDDR_i/TestDDR_top_0/U0/DDR3_addr_reg[24]/D |
+------------------------------+------------------------------+------------------------------------------------+
