Fitter report for de10nanoTop
Sun Feb  2 23:42:44 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Feb  2 23:42:44 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; de10nanoTop                                     ;
; Top-level Entity Name           ; de10nanoTop                                     ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,674 / 32,070 ( 5 % )                          ;
; Total registers                 ; 2349                                            ;
; Total pins                      ; 22 / 457 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,051,648 / 4,065,280 ( 26 % )                  ;
; Total RAM Blocks                ; 132 / 397 ( 33 % )                              ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Auto Packed Registers                                              ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                           ; On                                    ; Auto                                  ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~0                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~0_RTM0283                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~1                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~1_RTM0235                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~2                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~2_RTM0267                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~3                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~3_RTM0259                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~4                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~4_RTM0251                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~5                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~5_RTM0243                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~6                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_RTM0275                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~7_Duplicate_10                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~7_Duplicate_12                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~7_Duplicate_RTM01644                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~8_Duplicate_13                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~8_Duplicate_15                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftRight0~8_Duplicate_RTM01645                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_93                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_95                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_97                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_99                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_115                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_117                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_119                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_121                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_86                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_88                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_90                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_92                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_100                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_102                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_103                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_105                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_107                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_81                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_83                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_85                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_40                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_42                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_44                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_76                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_78                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_80                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_122                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_124                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_126                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~10_Duplicate_31                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~10_Duplicate_33                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~11_Duplicate_37                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~11_Duplicate_39                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~12_Duplicate_34                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~12_Duplicate_36                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~13_RTM0902                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~13_RTM0902                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_53                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_55                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_57                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_59                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_108                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_110                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_112                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_114                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_46                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_48                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_50                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_52                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~17_Duplicate_65                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~17_Duplicate_67                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~21_Duplicate_73                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~21_Duplicate_75                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~22_Duplicate_45                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~24_Duplicate_68                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~25_Duplicate_71                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~26_Duplicate_70                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~27_Duplicate_69                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~28_Duplicate_72                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~29_Duplicate_60                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~29_Duplicate_62                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~29_Duplicate_64                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Add0~10                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Add1~1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal0~0_Duplicate_9                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal0~0_Duplicate_11                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal0~1                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal0~1_RTM0903                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal7~0_RTM0286                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal7~0_RTM0286                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal14~0_Duplicate_2                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~1_Duplicate_27                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~2_Duplicate_24                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~3_Duplicate_21                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~4_Duplicate_26                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~5_Duplicate_17                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~6_Duplicate_23                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~7_Duplicate_19                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~8_Duplicate_29                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~9_Duplicate_20                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~10_Duplicate_22                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~11_Duplicate_30                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~12_Duplicate_31                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~13_Duplicate_25                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~14_Duplicate_18                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~15_Duplicate_28                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~1_Duplicate_23                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~2_Duplicate_25                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~3_Duplicate_29                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~4_Duplicate_16                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~5_Duplicate_18                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~6_Duplicate_27                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~7_Duplicate_20                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~8_Duplicate_21                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~9_Duplicate_28                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~10_Duplicate_22                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~11_Duplicate_24                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~12_Duplicate_17                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~13_Duplicate_26                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~14_Duplicate_19                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~1_Duplicate_31                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~2_Duplicate_30                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~3_Duplicate_27                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~4_Duplicate_26                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~5_Duplicate_29                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~6_Duplicate_24                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~7_Duplicate_23                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~8_Duplicate_28                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~9_Duplicate_18                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~10_Duplicate_17                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~11_Duplicate_25                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~12_Duplicate_22                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~13_Duplicate_21                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~14_Duplicate_20                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~15_Duplicate_19                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[1]                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM289                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM291                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM293                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM295                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM297                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[0]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[0]_OTERM627                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[0]_OTERM943                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[1]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[1]_OTERM625                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[1]_OTERM939                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[1]_OTERM941                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[2]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[2]_OTERM623                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[2]_OTERM935                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[2]_OTERM937                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[3]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[3]_OTERM621                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[3]_OTERM931                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[3]_OTERM933                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[4]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[4]_OTERM619                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[4]_OTERM927                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[4]_OTERM929                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[5]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[5]_OTERM617                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[5]_OTERM923                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[5]_OTERM925                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[6]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[6]_OTERM615                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[6]_OTERM919                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[6]_OTERM921                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[7]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[7]_OTERM613                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[7]_OTERM915                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[7]_OTERM917                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[8]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[8]_OTERM611                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[8]_OTERM911                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[8]_OTERM913                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[9]                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[9]_OTERM609                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[9]_OTERM905                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[9]_OTERM907                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[9]_OTERM909                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchDec                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchType                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[5]                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[6]                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[7]                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[8]                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[9]                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrDec                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrDec~0                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrOf~0                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1692                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1694                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1696                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1698                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1700                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM189                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM191                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM193                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM195                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM197                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM199_OTERM1050                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM199_OTERM1052                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM199_OTERM1054                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM73_OTERM901                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec~0                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetOf~0                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWriteDec                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[0]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[0]_OTERM221                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[0]_OTERM223                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[1]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[1]_OTERM217                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[1]_OTERM219                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[2]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[2]_OTERM213                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[2]_OTERM215                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM201                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM203                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM205                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM207                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM209                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[31]_OTERM211                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|dataHazard~0_RTM0898                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|dataHazard~0_RTM0898                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM61                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM63                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM945                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM947                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM949                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM951                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM953                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71_OTERM653                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71_OTERM655                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71_OTERM657                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71_OTERM659                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71_OTERM661_OTERM1466                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_NEW_REG56_OTERM1294                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM57_OTERM1362                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM57_OTERM1364                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_NEW_REG58_OTERM1292                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM59_OTERM1432                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM59_OTERM1434                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_NEW_REG54_OTERM1296                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM55_OTERM1366                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM55_OTERM1368                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_NEW_REG20_OTERM1326                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_NEW_REG22_OTERM1324                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_NEW_REG28_OTERM1322                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM21_OTERM1428                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM21_OTERM1430                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM23_OTERM1386                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM23_OTERM1388                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM27_NEW_REG634_OTERM1616                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM27_OTERM635_OTERM1618                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM27_OTERM635_OTERM1620                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM29_OTERM1382                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM29_OTERM1384                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_NEW_REG52_OTERM1298                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM53_OTERM1390                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM53_OTERM1392                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[7]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM95                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM97_OTERM687                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM97_OTERM689                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM97_OTERM691                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM97_OTERM693                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM97_OTERM695                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM101_OTERM663                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM101_OTERM665                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM101_OTERM667                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM105                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]~11                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]~11_RTM0899                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_NEW_REG30_OTERM1320                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_OTERM31_OTERM1358                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_OTERM31_OTERM1360                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_NEW_REG32_OTERM1318                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_OTERM33_OTERM1354                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_OTERM33_OTERM1356                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_NEW_REG34_OTERM1316                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM35_OTERM1348                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM35_OTERM1350                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM35_OTERM1352                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_NEW_REG36_OTERM1314                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_OTERM37_OTERM1378                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_OTERM37_OTERM1380                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_NEW_REG38_OTERM1312                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_OTERM39_OTERM1374                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_OTERM39_OTERM1376                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_NEW_REG40_OTERM1310                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_OTERM41_OTERM1436                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_OTERM41_OTERM1438                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_NEW_REG42_OTERM1308                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_OTERM43_OTERM1370                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_OTERM43_OTERM1372                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[19]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]_NEW_REG44_OTERM1306                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]_OTERM45_OTERM1426                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_NEW_REG46_OTERM1304                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_OTERM47_OTERM1422                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_OTERM47_OTERM1424                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_NEW_REG48_OTERM1302                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_OTERM49_OTERM1440                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_OTERM49_OTERM1442                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_NEW_REG50_OTERM1300                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_OTERM51_OTERM1418                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_OTERM51_OTERM1420                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[24]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[25]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG0_OTERM1346                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG2_OTERM1344                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG4_OTERM1342                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG6_OTERM1340                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG8_OTERM1338                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG10_OTERM1336                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM1_OTERM1462                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM1_OTERM1464                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM3_OTERM1458                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM3_OTERM1460                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM5_OTERM1454                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM5_OTERM1456                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM7_OTERM1450                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM7_OTERM1452                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM9_OTERM1414                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM9_OTERM1416                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM11_OTERM1410                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM11_OTERM1412                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_NEW_REG16_OTERM1330                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_OTERM17_OTERM1398                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_OTERM17_OTERM1400                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_NEW_REG14_OTERM1332                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_OTERM15_OTERM1402                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_OTERM15_OTERM1404                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG12_OTERM1334                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM13_OTERM1406                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM13_OTERM1408                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_NEW_REG18_OTERM1328                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_OTERM19_OTERM1394                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_OTERM19_OTERM1396                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM85                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM87                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM89_OTERM897                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM91_OTERM669                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|jalr                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|jalr_OTERM185                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|jalr_OTERM187                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lDec                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]_RTM01002                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]_RTM01002                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM277                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM279                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM281                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM225                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM227                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM229                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM231                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM233                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM261                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM263                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM265                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM253                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM255                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM257                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM245                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM247                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM249                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM237                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM239                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM241                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM269                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM271                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM273                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[7]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM137                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM139_OTERM1001                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9]                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9]_OTERM133                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM125                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM129                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM107                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM109                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM111                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM113                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM117                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM121                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM141                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM143                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM145                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM147                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM149                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM151                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM153_OTERM955                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM153_OTERM957                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM153_OTERM959                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM163_OTERM1009                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM163_OTERM1011                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM155_OTERM997                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM155_OTERM999                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM165_OTERM981                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM165_OTERM983                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM167_OTERM977                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM167_OTERM979                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM157_OTERM993                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM157_OTERM995                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM159_OTERM989                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM159_OTERM991                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23]_OTERM161_OTERM985                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23]_OTERM161_OTERM987                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]_NEW541_RTM0543                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]_OTERM542                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_NEW538_RTM0540                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM539                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_NEW529_RTM0531                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM530                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_NEW532_RTM0534                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM533                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_NEW535_RTM0537                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM536                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_NEW520_RTM0522                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM521                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM629_OTERM1444                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM629_OTERM1446_OTERM1638                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM629_OTERM1446_OTERM1640                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM629_OTERM1446_OTERM1642                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM631                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]_NEW523_RTM0525                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]_OTERM524                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_NEW526_RTM0528                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_OTERM527                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_OTERM633                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~27                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~27_RTM01003                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~28                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~28_RTM01004                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~29                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~29_RTM01005                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~30                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~30_RTM01006                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~31                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~31_RTM01007                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~33                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes~33_RTM01012                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|luiDec                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|luipcDec                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]_OTERM607                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]_OTERM887                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]_OTERM889                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]_OTERM891                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[0]_OTERM893                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[1]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[1]_OTERM605                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[1]_OTERM881                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[1]_OTERM883                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[1]_OTERM885                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[2]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[2]_OTERM603                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[2]_OTERM875                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[2]_OTERM877                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[2]_OTERM879                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[3]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[3]_OTERM601                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[3]_OTERM869                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[3]_OTERM871                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[3]_OTERM873                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[4]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[4]_OTERM599                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[4]_OTERM863                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[4]_OTERM865                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[4]_OTERM867                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[5]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[5]_OTERM597                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[5]_OTERM857                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[5]_OTERM859                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[5]_OTERM861                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[6]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[6]_OTERM595                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[6]_OTERM851                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[6]_OTERM853                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[6]_OTERM855                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[7]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[7]_OTERM593                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[7]_OTERM845                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[7]_OTERM847                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[7]_OTERM849                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[8]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[8]_OTERM591                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[8]_OTERM839                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[8]_OTERM841                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[8]_OTERM843                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[9]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[9]_OTERM589                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[9]_OTERM833                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[9]_OTERM835                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[9]_OTERM837                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[10]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[10]_OTERM581                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[10]_OTERM809                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[10]_OTERM811                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[10]_OTERM813                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[11]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[11]_OTERM583                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[11]_OTERM815                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[11]_OTERM817                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[11]_OTERM819                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[12]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[12]_OTERM557                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[12]_OTERM737                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[12]_OTERM739                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[12]_OTERM741                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[13]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[13]_OTERM559                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[13]_OTERM743                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[13]_OTERM745                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[13]_OTERM747                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[14]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[14]_OTERM561                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[14]_OTERM749                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[14]_OTERM751                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[14]_OTERM753                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[15]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[15]_OTERM563                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[15]_OTERM755                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[15]_OTERM757                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[15]_OTERM759                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[16]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[16]_OTERM565                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[16]_OTERM761                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[16]_OTERM763                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[16]_OTERM765                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[17]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[17]_OTERM567                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[17]_OTERM767                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[17]_OTERM769                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[17]_OTERM771                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[18]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[18]_OTERM569                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[18]_OTERM773                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[18]_OTERM775                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[18]_OTERM777                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[19]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[19]_OTERM571                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[19]_OTERM779                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[19]_OTERM781                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[19]_OTERM783                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[20]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[20]_OTERM573                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[20]_OTERM785                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[20]_OTERM787                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[20]_OTERM789                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[21]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[21]_OTERM575                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[21]_OTERM791                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[21]_OTERM793                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[21]_OTERM795                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[22]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[22]_OTERM577                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[22]_OTERM797                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[22]_OTERM799                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[22]_OTERM801                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[23]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[23]_OTERM579                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[23]_OTERM803                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[23]_OTERM805                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[23]_OTERM807                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[24]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[24]_OTERM585                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[24]_OTERM821                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[24]_OTERM823                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[24]_OTERM825                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[25]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[25]_OTERM587                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[25]_OTERM827                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[25]_OTERM829                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[25]_OTERM831                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[26]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[26]_OTERM551                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[26]_OTERM719                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[26]_OTERM721                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[26]_OTERM723                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[27]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[27]_OTERM553                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[27]_OTERM725                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[27]_OTERM727                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[27]_OTERM729                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[28]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[28]_OTERM555                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[28]_OTERM731                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[28]_OTERM733                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[28]_OTERM735                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM545                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM697                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM699                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM701                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM703                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[29]_OTERM705                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[30]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[30]_OTERM547                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[30]_OTERM707                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[30]_OTERM709                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[30]_OTERM711                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[31]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[31]_OTERM549                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[31]_OTERM713                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[31]_OTERM715                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mepc[31]_OTERM717                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mretDec                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mretDec_OTERM77                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|mretDec_OTERM81_OTERM895                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged~0_RTM01537                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged~0_RTM01537                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]_OTERM301                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]_OTERM681                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]_OTERM683                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]_OTERM685                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM299                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM671                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM673                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM675                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM677                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM679                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_NEW383_RTM0385                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_NEW383_RTM01538                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM384                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM1528                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM1530                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM1532                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM1534                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM1536                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_NEW380_RTM0382                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM381                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM1522                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM1524                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM1526                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_NEW377_RTM0379                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM378                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM1510                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM1512                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM1514                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_NEW374_RTM0376                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM375                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM1504                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM1506                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM1508                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_NEW371_RTM0373                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM372                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM1498                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM1500                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM1502                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_NEW368_RTM0370                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM369                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM1492                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM1494                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM1496                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_NEW365_RTM0367                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM366                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM1486                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM1488                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM1490                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_NEW362_RTM0364                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM363                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM1480                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM1482                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM1484                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_NEW359_RTM0361                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM360                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM1270                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM1272                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM1274                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_NEW356_RTM0358                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM357                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1264                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1266                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1268                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_NEW353_RTM0355                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_OTERM354                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_OTERM1242                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_OTERM1244                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_OTERM1246                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_NEW350_RTM0352                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_OTERM351                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_OTERM1236                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_OTERM1238                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_OTERM1240                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_NEW347_RTM0349                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_OTERM348                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_OTERM1230                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_OTERM1232                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_OTERM1234                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_NEW386_RTM0388                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_OTERM387                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_OTERM1224                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_OTERM1226                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_OTERM1228                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_NEW389_RTM0391                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_OTERM390                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_OTERM1218                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_OTERM1220                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_OTERM1222                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_NEW311_RTM0313                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_OTERM312                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_OTERM1212                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_OTERM1214                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_OTERM1216                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_NEW305_RTM0307                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_OTERM306                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_OTERM1206                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_OTERM1208                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_OTERM1210                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_NEW308_RTM0310                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_OTERM309                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_OTERM1200                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_OTERM1202                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_OTERM1204                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_NEW302_RTM0304                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_OTERM303                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_OTERM1194                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_OTERM1196                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_OTERM1198                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_NEW323_RTM0325                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_OTERM324                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_OTERM1188                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_OTERM1190                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_OTERM1192                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_NEW317_RTM0319                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_OTERM318                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_OTERM1182                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_OTERM1184                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_OTERM1186                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_NEW320_RTM0322                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_OTERM321                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_OTERM1170                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_OTERM1172                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_OTERM1174                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_NEW314_RTM0316                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_OTERM315                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_OTERM1164                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_OTERM1166                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_OTERM1168                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_NEW335_RTM0337                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_OTERM336                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_OTERM1158                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_OTERM1160                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_OTERM1162                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_NEW329_RTM0331                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_OTERM330                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_OTERM1146                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_OTERM1148                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_OTERM1150                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_NEW332_RTM0334                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_OTERM333                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_OTERM1152                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_OTERM1154                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_OTERM1156                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_NEW326_RTM0328                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_OTERM327                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_OTERM1128                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_OTERM1130                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_OTERM1132                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_NEW344_RTM0346                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_OTERM345                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_OTERM1122                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_OTERM1124                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_OTERM1126                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_NEW338_RTM0340                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_OTERM339                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_OTERM1116                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_OTERM1118                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_OTERM1120                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_NEW341_RTM0343                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_OTERM342                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_OTERM1044                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_OTERM1046                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_OTERM1048                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~2                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~15                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~17                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG646_NEW1551_RTM01553                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG646_OTERM1552                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG648_NEW1548_RTM01550                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG648_OTERM1549                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG650_NEW1545_RTM01547                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_NEW_REG650_OTERM1546                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM645                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM647_OTERM1634                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM649_OTERM1630                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM651_OTERM1636                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM175                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM177                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM179                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM181                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM183                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[17]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[18]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[19]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[20]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[21]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[22]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[23]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG638_NEW1562_RTM01564                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG638_NEW1562_RTM01565                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG638_OTERM1563                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG640_NEW1558_RTM01560                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG640_NEW1558_RTM01561                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG640_OTERM1559                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG642_NEW1554_RTM01556                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG642_NEW1554_RTM01557                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_NEW_REG642_OTERM1555                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM637                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM639_OTERM1628                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM641_OTERM1622                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM641_OTERM1624                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM641_OTERM1626                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM643_OTERM1632                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[25]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[27]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[29]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[30]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[31]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM285                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec~0_RTM0287                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_NEW_REG1541_NEW1659_RTM01661                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_NEW_REG1541_OTERM1660                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_NEW_REG1543_NEW1656_RTM01658                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_NEW_REG1543_OTERM1657                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_OTERM1540                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_OTERM1542                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_OTERM1544                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[6]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1283_NEW1572_RTM01574                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1283_OTERM1573                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1285_NEW1569_RTM01571                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1285_OTERM1570                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1287_NEW1566_RTM01568                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW_REG1287_OTERM1567                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1284                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1286                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1288                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1290                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[8]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1710                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1712                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1714                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW_REG1646_NEW1719_RTM01721                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW_REG1646_NEW1719_RTM01722                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW_REG1646_OTERM1720                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_OTERM1647                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[19]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[19]_OTERM1716                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[19]_OTERM1718                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[20]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[24]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[25]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[26]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1255_NEW1583_RTM01585                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1255_NEW1583_RTM01586                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1255_OTERM1584                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1257_NEW1579_RTM01581                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1257_NEW1579_RTM01582                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1257_OTERM1580                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1259_NEW1575_RTM01577                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1259_NEW1575_RTM01578                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW_REG1259_OTERM1576                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1256                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1258                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1260                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1262                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1475_NEW1666_RTM01668                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1475_NEW1666_RTM01669                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1475_OTERM1667                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1477_NEW1662_RTM01664                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1477_NEW1662_RTM01665                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_NEW_REG1477_OTERM1663                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1474                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1476                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1478                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[1]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[3]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1515_NEW1676_RTM01678                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1515_OTERM1677                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1517_NEW1673_RTM01675                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1517_OTERM1674                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1519_NEW1670_RTM01672                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_NEW_REG1519_OTERM1671                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_OTERM1516                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_OTERM1518                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]_OTERM1520                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[5]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[7]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[10]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[11]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[12]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1247_NEW1612_RTM01614                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1247_OTERM1613                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1249_NEW1609_RTM01611                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1249_OTERM1610                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1251_NEW1606_RTM01608                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1251_OTERM1607                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1253_NEW1603_RTM01605                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_NEW_REG1253_OTERM1604                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_OTERM1248                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_OTERM1250                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_OTERM1252                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]_OTERM1254                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]_OTERM1649                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]_OTERM1651                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]_OTERM1653                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]_OTERM1655                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1275_NEW1599_RTM01601                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1275_NEW1599_RTM01602                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1275_OTERM1600                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1277_NEW1595_RTM01597                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1277_NEW1595_RTM01598                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1277_OTERM1596                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1279_NEW1591_RTM01593                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1279_NEW1591_RTM01594                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1279_OTERM1592                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1281_NEW1587_RTM01589                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1281_NEW1587_RTM01590                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW_REG1281_OTERM1588                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1276                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1278                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1280                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1282                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]_OTERM1702                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]_OTERM1704                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]_OTERM1706                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]_OTERM1708                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[19]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[20]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[26]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1467_NEW1687_RTM01689                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1467_NEW1687_RTM01690                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1467_OTERM1688                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1469_NEW1683_RTM01685                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1469_NEW1683_RTM01686                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1469_OTERM1684                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1471_NEW1679_RTM01681                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1471_NEW1679_RTM01682                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_NEW_REG1471_OTERM1680                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1468                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1470                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1472                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM169                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM171                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM173                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0282                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0282                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]_RTM0234                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]_RTM0234                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]_RTM0266                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]_RTM0266                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]_RTM0258                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]_RTM0258                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]_RTM0250                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]_RTM0250                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]_RTM0242                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]_RTM0242                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]_RTM0274                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]_RTM0274                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM01643                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM01643                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|Add0~18                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[0]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[0]_OTERM467                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[1]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[1]_OTERM465                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[2]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[2]_OTERM469                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[3]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[3]_OTERM471                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[4]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[4]_OTERM473                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[5]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[5]_OTERM475                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[6]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[6]_OTERM477                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[7]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[7]_OTERM393                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[8]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[8]_OTERM479                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[9]                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[9]_OTERM481                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[10]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[10]_OTERM483                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[11]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[11]_OTERM485                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[12]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[12]_OTERM487                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[13]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[13]_OTERM489                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[14]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[14]_OTERM491                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[15]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[15]_OTERM463                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[16]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[16]_OTERM493                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[17]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[17]_OTERM495                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[18]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[18]_OTERM497                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[19]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[19]_OTERM499                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[20]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[20]_OTERM501                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[21]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[21]_OTERM503                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[22]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[22]_OTERM461                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[23]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[23]_OTERM505                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[24]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[24]_OTERM507                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[25]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[25]_OTERM509                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[26]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[26]_OTERM511                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[27]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[27]_OTERM513                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[28]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[28]_OTERM515                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[29]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[29]_OTERM459                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[30]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[30]_OTERM517                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[31]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[31]_OTERM519                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[32]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[32]_OTERM403                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[33]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[33]_OTERM405                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[34]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[34]_OTERM407                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[35]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[35]_OTERM409                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[36]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[36]_OTERM401                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[36]_OTERM1176                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[36]_OTERM1178                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[36]_OTERM1180                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[37]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[37]_OTERM411                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[37]_OTERM1140                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[37]_OTERM1142                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[37]_OTERM1144                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[38]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[38]_OTERM413                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[39]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[39]_OTERM415                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[39]_OTERM1086                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[39]_OTERM1088                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[39]_OTERM1090                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[40]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[40]_OTERM417                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[41]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[41]_OTERM419                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[42]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[42]_OTERM421                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[43]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[43]_OTERM399                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[43]_OTERM1134                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[43]_OTERM1136                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[43]_OTERM1138                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[44]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[44]_OTERM423                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[44]_OTERM1098                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[44]_OTERM1100                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[44]_OTERM1102                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[45]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[45]_OTERM425                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[46]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[46]_OTERM427                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[46]_OTERM1110                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[46]_OTERM1112                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[46]_OTERM1114                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[47]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[47]_OTERM429                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[48]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[48]_OTERM431                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[49]                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[49]_OTERM433                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[50]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[50]_OTERM397                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[50]_OTERM1104                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[50]_OTERM1106                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[50]_OTERM1108                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[51]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[51]_OTERM435                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[51]_OTERM1068                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[51]_OTERM1070                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[51]_OTERM1072                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]_OTERM437                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]_OTERM1092                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]_OTERM1094                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]_OTERM1096                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[53]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[53]_OTERM439                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[53]_OTERM1026                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[53]_OTERM1028                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[53]_OTERM1030                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[54]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[54]_OTERM441                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[54]_OTERM1074                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[54]_OTERM1076                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[54]_OTERM1078                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[55]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[55]_OTERM443                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[55]_OTERM1038                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[55]_OTERM1040                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[55]_OTERM1042                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[56]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[56]_OTERM445                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[56]_OTERM1080                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[56]_OTERM1082                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[56]_OTERM1084                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM395                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM961                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM963                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM965                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM967                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM969                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[58]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[58]_OTERM447                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[58]_OTERM971                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[58]_OTERM973                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[58]_OTERM975                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[59]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[59]_OTERM449                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[59]_OTERM1014                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[59]_OTERM1016                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[59]_OTERM1018                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[60]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[60]_OTERM451                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[60]_OTERM1020                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[60]_OTERM1022                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[60]_OTERM1024                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[61]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[61]_OTERM453                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[61]_OTERM1062                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[61]_OTERM1064                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[61]_OTERM1066                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[62]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[62]_OTERM455                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[62]_OTERM1032                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[62]_OTERM1034                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[62]_OTERM1036                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[63]                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[63]_OTERM457                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[63]_OTERM1056                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[63]_OTERM1058                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[63]_OTERM1060                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdatavalid                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdatavalid~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_address[4]                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_address[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[1]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[3]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[4]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[8]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ibusdata_old[19]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ibusdata_old[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|read                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|read~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~1DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~22                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~22DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~31                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~31DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[1]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[8]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[6]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[3]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[14]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[5]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[0]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[10]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[10]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[25]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWdata[25]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[11]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[11]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[21]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[21]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[26]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[26]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip|csr[26]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip|csr[26]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[1]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[5]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[7]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[7]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[8]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[9]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[9]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[10]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[11]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[16]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[17]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[18]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[23]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[24]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[27]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[28]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[19]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[1]                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[14]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[14]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[15]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[15]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[16]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[16]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[25]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[25]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM225                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM225~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM137                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM137~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM139_OTERM1001                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM139_OTERM1001~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM107                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM107~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM111                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM111~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM117                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM117~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM153_OTERM955                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM153_OTERM955~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM631                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM631~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[8]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[9]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[30]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcOf[30]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM673                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM673~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[3]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]~17                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]~17DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]~18                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]~18DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[11]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[13]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[13]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_OTERM1542                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]_OTERM1542~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1284                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_OTERM1284~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1256                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_OTERM1256~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1474                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1474~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1476                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]_OTERM1476~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1276                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1276~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1468                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1468~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1470                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1470~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1472                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]_OTERM1472~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sOs                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|sOs~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|use2                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|use2~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOs                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOs~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                     ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                     ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][87]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator|read_accepted                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|wait_latency_counter[0]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|wait_latency_counter[1]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[44]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[49]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter|pending_response_count[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[0]                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[15]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[15]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[16]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[16]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[25]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[25]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[26]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[26]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[29]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[29]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[30]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[30]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[31]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[31]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[41]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[41]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[42]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[42]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[52]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[52]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[0]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[3]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[6]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[7]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[9]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[14]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[15]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[16]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[18]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[24]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[24]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[26]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[26]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[27]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[27]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[32]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[32]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[33]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[33]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[34]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[34]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[38]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[38]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[45]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[45]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM969                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple_De1_SoC:rV_system|timer:mtime|count[57]_OTERM969~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4425 ) ; 0.00 % ( 0 / 4425 )        ; 0.00 % ( 0 / 4425 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4425 ) ; 0.00 % ( 0 / 4425 )        ; 0.00 % ( 0 / 4425 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4240 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 167 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/omar/Desktop/risc_demo/risac/de10nano/output_files/de10nanoTop.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,674 / 32,070        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 1,674                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,994 / 32,070        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 658                   ;       ;
;         [b] ALMs used for LUT logic                         ; 907                   ;       ;
;         [c] ALMs used for registers                         ; 429                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 324 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 4                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 272 / 3,207           ; 8 %   ;
;     -- Logic LABs                                           ; 272                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,558                 ;       ;
;     -- 7 input functions                                    ; 6                     ;       ;
;     -- 6 input functions                                    ; 720                   ;       ;
;     -- 5 input functions                                    ; 537                   ;       ;
;     -- 4 input functions                                    ; 498                   ;       ;
;     -- <=3 input functions                                  ; 797                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 374                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,349                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,173 / 64,140        ; 3 %   ;
;         -- Secondary logic registers                        ; 176 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,180                 ;       ;
;         -- Routing optimization registers                   ; 169                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 22 / 457              ; 5 %   ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 132 / 397             ; 33 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,051,648 / 4,065,280 ; 26 %  ;
; Total block memory implementation bits                      ; 1,351,680 / 4,065,280 ; 33 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.5% / 2.5% / 2.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.9% / 30.4% / 28.6% ;       ;
; Maximum fan-out                                             ; 2362                  ;       ;
; Highest non-global fan-out                                  ; 2086                  ;       ;
; Total fan-out                                               ; 22811                 ;       ;
; Average fan-out                                             ; 4.17                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1621 / 32070 ( 5 % )  ; 53 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1621                  ; 53                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1925 / 32070 ( 6 % )  ; 71 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 637                   ; 21                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 876                   ; 32                   ; 0                              ;
;         [c] ALMs used for registers                         ; 412                   ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 308 / 32070 ( < 1 % ) ; 18 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 4                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 263 / 3207 ( 8 % )    ; 12 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 263                   ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2467                  ; 91                   ; 0                              ;
;     -- 7 input functions                                    ; 6                     ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 706                   ; 14                   ; 0                              ;
;     -- 5 input functions                                    ; 516                   ; 21                   ; 0                              ;
;     -- 4 input functions                                    ; 484                   ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 755                   ; 42                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 364                   ; 10                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 2097 / 64140 ( 3 % )  ; 76 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 171 / 64140 ( < 1 % ) ; 5 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 2104                  ; 76                   ; 0                              ;
;         -- Routing optimization registers                   ; 164                   ; 5                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 20                    ; 0                    ; 2                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1051648               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1351680               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 132 / 397 ( 33 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 2505                  ; 115                  ; 1                              ;
;     -- Registered Input Connections                         ; 2329                  ; 88                   ; 0                              ;
;     -- Output Connections                                   ; 2                     ; 95                   ; 2524                           ;
;     -- Registered Output Connections                        ; 1                     ; 95                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 24143                 ; 689                  ; 2567                           ;
;     -- Registered Connections                               ; 11764                 ; 506                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 95                   ; 2412                           ;
;     -- sld_hub:auto_hub                                     ; 95                    ; 2                    ; 113                            ;
;     -- hard_block:auto_generated_inst                       ; 2412                  ; 113                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 25                    ; 36                   ; 6                              ;
;     -- Output Ports                                         ; 13                    ; 53                   ; 11                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 20                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 43                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk         ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; rstn        ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[0] ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[1] ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[2] ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[3] ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[4] ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[5] ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[6] ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[7] ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[8] ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; switches[9] ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; leds[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[4] ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[5] ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[6] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[7] ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[8] ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[9] ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 2 / 48 ( 4 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 80 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; rstn                            ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; switches[0]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; switches[7]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; switches[1]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; switches[8]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; switches[4]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; switches[5]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; switches[6]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; switches[9]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; switches[2]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; switches[3]                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; clk                             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; leds[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; leds[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; leds[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; leds[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; leds[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; leds[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; leds[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; leds[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; leds[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; leds[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; leds[0]  ; Missing drive strength and slew rate ;
; leds[1]  ; Missing drive strength and slew rate ;
; leds[2]  ; Missing drive strength and slew rate ;
; leds[3]  ; Missing drive strength and slew rate ;
; leds[4]  ; Missing drive strength and slew rate ;
; leds[5]  ; Missing drive strength and slew rate ;
; leds[6]  ; Missing drive strength and slew rate ;
; leds[7]  ; Missing drive strength and slew rate ;
; leds[8]  ; Missing drive strength and slew rate ;
; leds[9]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 360.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 41.666667 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 111.111111 MHz             ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 36                         ;
;     -- N Counter                                                                                                                            ; 5                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; clk~input                  ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 120.0 MHz                  ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                        ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; |de10nanoTop                                                                                                                            ; 1674.0 (0.5)         ; 1993.5 (0.5)                     ; 323.0 (0.0)                                       ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 2558 (1)            ; 2349 (0)                  ; 0 (0)         ; 1051648           ; 132   ; 0          ; 22   ; 0            ; |de10nanoTop                                                                                                                                                                                                                                                                                                                                            ; de10nanoTop                                        ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 53.0 (0.5)           ; 69.5 (0.5)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 52.5 (0.0)           ; 69.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 52.5 (0.0)           ; 69.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 52.5 (0.5)           ; 69.0 (2.8)                       ; 16.5 (2.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 81 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 52.0 (0.0)           ; 66.2 (0.0)                       ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 52.0 (32.8)          ; 66.2 (42.5)                      ; 14.2 (9.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (55)             ; 76 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.5 (9.5)            ; 11.7 (11.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.7 (9.7)            ; 12.0 (12.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld         ;
;    |soc_simple_De1_SoC:rV_system|                                                                                                       ; 1620.5 (0.0)         ; 1923.5 (0.0)                     ; 306.5 (0.0)                                       ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 2466 (0)            ; 2268 (0)                  ; 0 (0)         ; 1051648           ; 132   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system                                                                                                                                                                                                                                                                                                               ; soc_simple_De1_SoC                                 ; soc_simple_De1_SoC ;
;       |altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|                                                                               ; 14.3 (14.3)          ; 19.9 (19.9)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                            ; soc_simple_De1_SoC ;
;       |altera_avalon_mm_bridge:pio_pipeline_bridge|                                                                                     ; 15.2 (15.2)          ; 18.8 (18.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge                                                                                                                                                                                                                                                                   ; altera_avalon_mm_bridge                            ; soc_simple_De1_SoC ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 2.8 (2.5)            ; 8.0 (5.2)                        ; 5.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                        ; altera_reset_controller                            ; soc_simple_De1_SoC ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                         ; altera_reset_synchronizer                          ; soc_simple_De1_SoC ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; altera_reset_synchronizer                          ; soc_simple_De1_SoC ;
;       |risac_avalon:rv32i_core|                                                                                                         ; 1171.9 (55.5)        ; 1404.6 (80.3)                    ; 235.7 (25.3)                                      ; 3.0 (0.5)                        ; 0.0 (0.0)            ; 1740 (137)          ; 1586 (36)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core                                                                                                                                                                                                                                                                                       ; risac_avalon                                       ; soc_simple_De1_SoC ;
;          |risac:u_risac|                                                                                                                ; 1116.5 (954.8)       ; 1324.4 (1152.6)                  ; 210.5 (200.4)                                     ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 1603 (1351)         ; 1550 (1332)               ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac                                                                                                                                                                                                                                                                         ; risac                                              ; soc_simple_De1_SoC ;
;             |altsyncram:registers[0][31]__1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1                                                                                                                                                                                                                                          ; altsyncram                                         ; work               ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated                                                                                                                                                                                                           ; altsyncram_5io1                                    ; work               ;
;             |altsyncram:registers[0][31]__2|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2                                                                                                                                                                                                                                          ; altsyncram                                         ; work               ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated                                                                                                                                                                                                           ; altsyncram_5io1                                    ; work               ;
;             |csr_unit:u_csr_unit|                                                                                                       ; 161.7 (56.5)         ; 171.7 (63.7)                     ; 10.1 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 252 (84)            ; 218 (32)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit                                                                                                                                                                                                                                                     ; csr_unit                                           ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mcause|                                                                                             ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause                                                                                                                                                                                                                          ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mepc|                                                                                               ; 30.8 (30.8)          ; 30.8 (30.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mepc                                                                                                                                                                                                                            ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mie|                                                                                                ; 18.2 (18.2)          ; 20.9 (20.9)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie                                                                                                                                                                                                                             ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mip|                                                                                                ; 17.2 (17.2)          ; 17.7 (17.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip                                                                                                                                                                                                                             ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mtvec|                                                                                              ; 17.8 (17.8)          ; 18.8 (18.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec                                                                                                                                                                                                                           ; csr_register_32                                    ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_PLL_50_150:pll_50_150|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150                                                                                                                                                                                                                                                                      ; soc_simple_De1_SoC_PLL_50_150                      ; soc_simple_De1_SoC ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i                                                                                                                                                                                                                                              ; altera_pll                                         ; work               ;
;       |soc_simple_De1_SoC_jtag_uart:jtag_uart|                                                                                          ; 60.2 (14.2)          ; 75.6 (15.8)                      ; 15.3 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (30)            ; 116 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart                       ; soc_simple_De1_SoC ;
;          |alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|                                                             ; 21.7 (21.7)          ; 35.3 (35.3)                      ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                       ; alt_jtag_atlantic                                  ; work               ;
;          |soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|                                              ; 12.1 (0.0)           ; 12.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart_scfifo_r              ; soc_simple_De1_SoC ;
;             |scfifo:rfifo|                                                                                                              ; 12.1 (0.0)           ; 12.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                           ; scfifo                                             ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                ; scfifo_3291                                        ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                           ; a_dpfifo_5771                                      ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                   ; a_fefifo_7cf                                       ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                              ; cntr_vg7                                           ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                   ; altsyncram_7pu1                                    ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                     ; cntr_jgb                                           ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                           ; cntr_jgb                                           ; work               ;
;          |soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart_scfifo_w              ; soc_simple_De1_SoC ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                           ; scfifo                                             ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                ; scfifo_3291                                        ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                           ; a_dpfifo_5771                                      ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                   ; a_fefifo_7cf                                       ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                              ; cntr_vg7                                           ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                   ; altsyncram_7pu1                                    ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                     ; cntr_jgb                                           ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                           ; cntr_jgb                                           ; work               ;
;       |soc_simple_De1_SoC_leds:leds|                                                                                                    ; 4.0 (4.0)            ; 9.2 (9.2)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_leds:leds                                                                                                                                                                                                                                                                                  ; soc_simple_De1_SoC_leds                            ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|                                                                          ; 83.6 (0.0)           ; 95.1 (0.0)                       ; 11.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_0               ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|                                                            ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|                                                                       ; 3.9 (3.9)            ; 5.0 (5.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|                                                                  ; 3.4 (3.4)            ; 4.0 (4.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:rv32i_core_data_master_agent|                                                                      ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:rv32i_core_instruction_master_agent|                                                               ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent                                                                                                                                                                                         ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_master_translator:rv32i_core_data_master_translator|                                                            ; 1.0 (1.0)            ; 3.0 (3.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                                                                                                                                      ; altera_merlin_master_translator                    ; soc_simple_De1_SoC ;
;          |altera_merlin_master_translator:rv32i_core_instruction_master_translator|                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                                                                                                                               ; altera_merlin_master_translator                    ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|                                                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:mtime_avmm_slave_agent|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:mtime_avmm_slave_translator|                                                                   ; 14.5 (14.5)          ; 16.2 (16.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:on_chip_memory_s1_translator|                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                               ; soc_simple_De1_SoC_mm_interconnect_0_cmd_demux     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                 ; 27.5 (25.5)          ; 27.5 (25.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (56)             ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                           ; soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003   ; soc_simple_De1_SoC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                              ; altera_merlin_arbitrator                           ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_router:router|                                                                           ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router                                                                                                                                                                                                     ; soc_simple_De1_SoC_mm_interconnect_0_router        ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                             ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                       ; soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003 ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 14.9 (14.9)          ; 17.8 (17.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                   ; soc_simple_De1_SoC_mm_interconnect_0_rsp_mux       ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|                                                                          ; 6.8 (0.0)            ; 9.0 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_1               ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 6.8 (6.8)            ; 9.0 (9.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|                                                                          ; 36.6 (0.0)           ; 50.3 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_2               ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 10.6 (0.0)           ; 18.2 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                    ; soc_simple_De1_SoC ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.6 (10.6)          ; 18.2 (18.2)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                   ; altera_avalon_st_pipeline_base                     ; soc_simple_De1_SoC ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 3.5 (0.0)            ; 4.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                    ; soc_simple_De1_SoC ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 3.5 (3.5)            ; 4.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                               ; altera_avalon_st_pipeline_base                     ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:pio_pipeline_bridge_m0_agent|                                                                      ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 5.2 (5.2)            ; 5.9 (5.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 2.5 (2.5)            ; 6.2 (6.2)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter|                                                                 ; 5.1 (5.1)            ; 5.3 (5.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter                                                                                                                                                                                           ; altera_merlin_traffic_limiter                      ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux|                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                               ; soc_simple_De1_SoC_mm_interconnect_2_cmd_demux     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                   ; soc_simple_De1_SoC_mm_interconnect_2_rsp_mux       ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_on_chip_memory:on_chip_memory|                                                                                ; 25.9 (1.0)           ; 28.2 (1.5)                       ; 2.7 (0.5)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory                                                                                                                                                                                                                                                              ; soc_simple_De1_SoC_on_chip_memory                  ; soc_simple_De1_SoC ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 24.9 (0.0)           ; 26.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ; altsyncram                                         ; work               ;
;             |altsyncram_b6m1:auto_generated|                                                                                            ; 24.9 (0.7)           ; 26.7 (0.8)                       ; 2.2 (0.2)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated                                                                                                                                                                                                     ; altsyncram_b6m1                                    ; work               ;
;                |decode_8la:decode3|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3                                                                                                                                                                                  ; decode_8la                                         ; work               ;
;                |mux_5hb:mux2|                                                                                                           ; 21.8 (21.8)          ; 23.3 (23.3)                      ; 2.0 (2.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|mux_5hb:mux2                                                                                                                                                                                        ; mux_5hb                                            ; work               ;
;       |soc_simple_De1_SoC_switches:switches|                                                                                            ; 4.9 (4.9)            ; 5.5 (5.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches                                                                                                                                                                                                                                                                          ; soc_simple_De1_SoC_switches                        ; soc_simple_De1_SoC ;
;       |timer:mtime|                                                                                                                     ; 194.2 (194.2)        ; 199.2 (199.2)                    ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 312 (312)           ; 231 (231)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|timer:mtime                                                                                                                                                                                                                                                                                                   ; timer                                              ; soc_simple_De1_SoC ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                        ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name        ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; leds[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[8]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[9]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rstn        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[0] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[8] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[1] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[9] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[2] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[3] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[4] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[5] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[6] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches[7] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                           ;                   ;         ;
; rstn                                                                                                                                                          ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                           ; 0                 ; 0       ;
; switches[0]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[0]                                                                      ; 1                 ; 0       ;
; switches[8]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[8]                                                                      ; 1                 ; 0       ;
; switches[1]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[1]                                                                      ; 1                 ; 0       ;
; switches[9]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[9]                                                                      ; 1                 ; 0       ;
; switches[2]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[2]                                                                      ; 0                 ; 0       ;
; switches[3]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[3]                                                                      ; 0                 ; 0       ;
; switches[4]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[4]                                                                      ; 1                 ; 0       ;
; switches[5]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[5]                                                                      ; 0                 ; 0       ;
; switches[6]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[6]                                                                      ; 0                 ; 0       ;
; switches[7]                                                                                                                                                   ;                   ;         ;
;      - soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|read_mux_out[7]                                                                      ; 0                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 121     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rstn                                                                                                                                                                                                                                                                                                                                                       ; PIN_AA14                   ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X3_Y2_N11               ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X2_Y3_N3           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y2_N0           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y3_N18          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X1_Y3_N21          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X2_Y3_N15          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y3_N45          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X1_Y2_N39          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X2_Y2_N45          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y2_N29               ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y2_N38               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y3_N41               ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X3_Y2_N57         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X3_Y2_N50               ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y3_N54          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                           ; LABCELL_X10_Y10_N36        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|use_reg                                                                                                                                                                                                                                                                     ; FF_X15_Y12_N35             ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wait_rise                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y12_N57       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                 ; MLABCELL_X15_Y6_N24        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|use_reg                                                                                                                                                                                                                                                                           ; FF_X15_Y6_N11              ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wait_rise                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y6_N6         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                            ; FF_X30_Y3_N50              ; 130     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                             ; FF_X30_Y3_N14              ; 2086    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~17_Duplicate_65                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y11_N27       ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~29_Duplicate_60                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y12_N30       ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_100                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y10_N6        ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal0~7                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y12_N30        ; 56      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal112~0                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y9_N9          ; 68      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal113~0                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y9_N27         ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal5~0                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y12_N3         ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~70                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y7_N39         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1~0                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N54        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[24]~13                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y9_N36         ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y10_N18        ; 132     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|always14~0                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y9_N24         ; 6       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|always4~6                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y11_N21        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[15]~0                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y7_N42         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddr[11]~0                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y10_N27        ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelOf                                                                                                                                                                                                                                                                             ; FF_X29_Y12_N14             ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|WideNor0                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y5_N45        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[3]~7                                                                                                                                                                                                                                 ; LABCELL_X24_Y4_N42         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip|csr[20]~2                                                                                                                                                                                                                                   ; LABCELL_X24_Y6_N6          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|falseAlarm~1                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y10_N48        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf~0                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y12_N54        ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                                                                                                                                                                                                                                                ; FF_X29_Y10_N5              ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister~1                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y7_N45        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]~8                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y15_N48        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~3                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y10_N51        ; 604     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]~0                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y10_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                                                                                                                                                                                                                                                                                 ; FF_X30_Y9_N41              ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|wr_negedge                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y11_N15        ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 2360    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                               ; LABCELL_X4_Y7_N3           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                         ; LABCELL_X1_Y4_N57          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                       ; LABCELL_X2_Y4_N27          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                               ; LABCELL_X1_Y4_N6           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y11_N24       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                ; FF_X10_Y10_N44             ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y10_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y7_N0           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                 ; FF_X10_Y10_N35             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                               ; MLABCELL_X6_Y8_N48         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                               ; MLABCELL_X8_Y9_N27         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y8_N45         ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_leds:leds|always0~2                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y5_N3          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                        ; MLABCELL_X15_Y12_N21       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                       ; LABCELL_X36_Y11_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                              ; MLABCELL_X15_Y5_N3         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|m0_read~0                                                                                                                                                                                                             ; LABCELL_X23_Y10_N3         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                        ; MLABCELL_X34_Y11_N54       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                            ; MLABCELL_X34_Y11_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                         ; LABCELL_X16_Y5_N15         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                             ; FF_X16_Y5_N56              ; 40      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter|pending_response_count[2]~0                                                                                                                                                                               ; MLABCELL_X15_Y6_N57        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                  ; LABCELL_X35_Y13_N48        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3|w_anode1088w[2]~0                                                                                                                                                                                ; MLABCELL_X34_Y11_N21       ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3|w_anode1096w[2]~0                                                                                                                                                                                ; MLABCELL_X34_Y11_N6        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3|w_anode1104w[2]~0                                                                                                                                                                                ; MLABCELL_X34_Y11_N18       ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|wren~1                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y11_N30       ; 128     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[31]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y13_N27       ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[63]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y15_N57        ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                         ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 2360    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                          ;
+--------------------------------------------------------------------------------+---------+
; Name                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------+---------+
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst ; 2086    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~3  ; 604     ;
+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None            ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None            ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None            ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None            ; M10K_X5_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; hex/program.mif ; M10K_X49_Y13_N0, M10K_X41_Y4_N0, M10K_X49_Y5_N0, M10K_X58_Y12_N0, M10K_X38_Y6_N0, M10K_X14_Y7_N0, M10K_X26_Y3_N0, M10K_X14_Y3_N0, M10K_X38_Y7_N0, M10K_X38_Y4_N0, M10K_X49_Y2_N0, M10K_X5_Y12_N0, M10K_X26_Y14_N0, M10K_X26_Y13_N0, M10K_X14_Y17_N0, M10K_X14_Y18_N0, M10K_X41_Y10_N0, M10K_X49_Y6_N0, M10K_X5_Y9_N0, M10K_X38_Y10_N0, M10K_X26_Y16_N0, M10K_X26_Y19_N0, M10K_X26_Y18_N0, M10K_X26_Y15_N0, M10K_X14_Y12_N0, M10K_X26_Y20_N0, M10K_X14_Y10_N0, M10K_X14_Y14_N0, M10K_X26_Y12_N0, M10K_X14_Y9_N0, M10K_X26_Y9_N0, M10K_X26_Y8_N0, M10K_X41_Y13_N0, M10K_X41_Y5_N0, M10K_X58_Y16_N0, M10K_X58_Y10_N0, M10K_X38_Y16_N0, M10K_X41_Y7_N0, M10K_X58_Y15_N0, M10K_X26_Y6_N0, M10K_X49_Y12_N0, M10K_X49_Y9_N0, M10K_X41_Y8_N0, M10K_X41_Y6_N0, M10K_X38_Y18_N0, M10K_X38_Y24_N0, M10K_X26_Y21_N0, M10K_X26_Y22_N0, M10K_X41_Y14_N0, M10K_X14_Y4_N0, M10K_X58_Y9_N0, M10K_X58_Y7_N0, M10K_X41_Y18_N0, M10K_X49_Y22_N0, M10K_X41_Y22_N0, M10K_X41_Y23_N0, M10K_X38_Y21_N0, M10K_X38_Y5_N0, M10K_X41_Y3_N0, M10K_X38_Y3_N0, M10K_X41_Y17_N0, M10K_X14_Y20_N0, M10K_X49_Y24_N0, M10K_X49_Y21_N0, M10K_X14_Y13_N0, M10K_X26_Y7_N0, M10K_X26_Y4_N0, M10K_X26_Y5_N0, M10K_X41_Y9_N0, M10K_X14_Y8_N0, M10K_X49_Y11_N0, M10K_X49_Y10_N0, M10K_X41_Y12_N0, M10K_X58_Y11_N0, M10K_X14_Y11_N0, M10K_X38_Y11_N0, M10K_X38_Y12_N0, M10K_X38_Y8_N0, M10K_X38_Y9_N0, M10K_X41_Y11_N0, M10K_X49_Y15_N0, M10K_X49_Y19_N0, M10K_X49_Y4_N0, M10K_X58_Y8_N0, M10K_X14_Y16_N0, M10K_X26_Y25_N0, M10K_X26_Y23_N0, M10K_X26_Y24_N0, M10K_X26_Y17_N0, M10K_X49_Y8_N0, M10K_X58_Y14_N0, M10K_X49_Y7_N0, M10K_X41_Y16_N0, M10K_X38_Y23_N0, M10K_X49_Y17_N0, M10K_X49_Y18_N0, M10K_X38_Y13_N0, M10K_X41_Y2_N0, M10K_X26_Y1_N0, M10K_X5_Y14_N0, M10K_X38_Y20_N0, M10K_X41_Y20_N0, M10K_X41_Y25_N0, M10K_X49_Y14_N0, M10K_X14_Y15_N0, M10K_X41_Y19_N0, M10K_X49_Y3_N0, M10K_X41_Y1_N0, M10K_X5_Y13_N0, M10K_X5_Y11_N0, M10K_X14_Y19_N0, M10K_X14_Y6_N0, M10K_X38_Y19_N0, M10K_X49_Y20_N0, M10K_X41_Y21_N0, M10K_X49_Y23_N0, M10K_X49_Y16_N0, M10K_X26_Y2_N0, M10K_X38_Y1_N0, M10K_X38_Y2_N0, M10K_X41_Y15_N0, M10K_X38_Y25_N0, M10K_X41_Y24_N0, M10K_X58_Y13_N0, M10K_X38_Y17_N0, M10K_X38_Y15_N0, M10K_X38_Y14_N0, M10K_X38_Y22_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 8,774 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 204 / 13,420 ( 2 % )    ;
; C2 interconnects                            ; 2,943 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,556 / 56,300 ( 3 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 536 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,107 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 407 / 12,676 ( 3 % )    ;
; R14/C12 interconnect drivers                ; 468 / 20,720 ( 2 % )    ;
; R3 interconnects                            ; 3,469 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 4,992 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 6 / 360 ( 2 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 22           ; 22           ; 0            ; 0            ; 26        ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 26        ; 26        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 26           ; 4            ; 4            ; 26           ; 26           ; 0         ; 4            ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 0         ; 0         ; 26           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; leds[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; rstn                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; switches[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 193.3             ;
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 123.2             ;
; altera_reserved_tck,I/O                                                     ; altera_reserved_tck                                                         ; 12.1              ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.785             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.359             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.359             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.359             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.980             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.973             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.966             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                               ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.947             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.944             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.929             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.926             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.925             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; 0.920             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; 0.920             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.896             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.886             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.886             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.884             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.880             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.871             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; 0.864             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.767             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; 0.755             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.755             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.755             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.750             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; 0.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.747             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; 0.740             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.738             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; 0.736             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; 0.735             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.728             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.728             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; 0.720             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; 0.720             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; 0.720             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.697             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.693             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.688             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.688             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.658             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.637             ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                                                                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]                                                                                                                                                                                                                                                                    ; 0.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.618             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 0.615             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 0.606             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; 0.599             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.588             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; 0.574             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; 0.574             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; 0.574             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; 0.574             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; 0.570             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; 0.570             ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                                                                                                                                                                                                                                                                            ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]                                                                                                                                                                                                                                                                    ; 0.566             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.553             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; 0.552             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; 0.526             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.499             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.499             ;
; soc_simple_De1_SoC:rV_system|timer:mtime|count[52]_OTERM1094                                                                                                                                                                                                                                                                                             ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip|csr[7]                                                                                                                                                                                                                                    ; 0.492             ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[21]                                                                                                                                                                                                                                                                             ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[23]                                                                                                                                                                                                                                                                         ; 0.491             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "de10nanoTop"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2040 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sdc/clocks.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):    2.777 rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    8.333 rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 245 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:34
Info (11888): Total time spent on timing analysis during the Fitter is 15.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:17
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2395 megabytes
    Info: Processing ended: Sun Feb  2 23:42:45 2020
    Info: Elapsed time: 00:02:25
    Info: Total CPU time (on all processors): 00:04:29


