HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL169 ||@W:Pruning register RX_FIFO_Empty_s_4  ||AFE_RX_SM.srr(32);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/32||AFE_RX_SM.vhd(90);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd'/linenumber/90
Implementation;Synthesis|| CL159 ||@W:Input RX_FIFO_Empty is unused||AFE_RX_SM.srr(41);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/41||AFE_RX_SM.vhd(44);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd'/linenumber/44
Implementation;Synthesis|| CL159 ||@W:Input rx_packet_end is unused||AFE_RX_SM.srr(42);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/42||AFE_RX_SM.vhd(48);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd'/linenumber/48
Implementation;Synthesis|| MT530 ||@W:Found inferred clock AFE_RX_SM|clk which controls 15 sequential elements including packet_avail. This clock has no specified timing constraint which may adversely impact design performance. ||AFE_RX_SM.srr(116);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/116||afe_rx_sm.vhd(147);liberoaction://cross_probe/hdl/file/'c:\work\irail\ppi.irail.soc.fpga\hdl\afe_rx_sm.vhd'/linenumber/147
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance packet_avail,  because it is equivalent to instance AFE_RX_STATE[1]||AFE_RX_SM.srr(168);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/168||afe_rx_sm.vhd(147);liberoaction://cross_probe/hdl/file/'c:\work\irail\ppi.irail.soc.fpga\hdl\afe_rx_sm.vhd'/linenumber/147
Implementation;Synthesis|| MT420 ||@W:Found inferred clock AFE_RX_SM|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||AFE_RX_SM.srr(243);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||AFE_RX_SM.srr(257);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/257||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||AFE_RX_SM.srr(259);liberoaction://cross_probe/hdl/file/'C:\work\IRail\PPI.IRail.SoC.FPGA\synthesis\AFE_RX_SM.srr'/linenumber/259||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 6 Warning(s)||AFE_RX_SM.srr;liberoaction://open_report/file/AFE_RX_SM.srr||(null);(null)
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 27 Error(s) , 2 Warning(s) , 6 Info(s)||AFE_RX_SM_compile_log.log;liberoaction://open_report/file/AFE_RX_SM_compile_log.log||(null);(null)
