Warning (10268): Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments File: D:/Cinna-BoN-FPGA/ad9767if.v Line: 12
