<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › acpi › cstate.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cstate.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2005 Intel Corporation</span>
<span class="cm"> * 	Venkatesh Pallipadi &lt;venkatesh.pallipadi@intel.com&gt;</span>
<span class="cm"> * 	- Added _PDC for SMP C-states on Intel CPUs</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/acpi.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>

<span class="cp">#include &lt;acpi/processor.h&gt;</span>
<span class="cp">#include &lt;asm/acpi.h&gt;</span>
<span class="cp">#include &lt;asm/mwait.h&gt;</span>
<span class="cp">#include &lt;asm/special_insns.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Initialize bm_flags based on the CPU cache properties</span>
<span class="cm"> * On SMP it depends on cache configuration</span>
<span class="cm"> * - When cache is not shared among all CPUs, we flush cache</span>
<span class="cm"> *   before entering C3.</span>
<span class="cm"> * - When cache is shared among all CPUs, we use bm_check</span>
<span class="cm"> *   mechanism as in UP case</span>
<span class="cm"> *</span>
<span class="cm"> * This routine is called only after all the CPUs are online</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">acpi_processor_power_init_bm_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_processor_flags</span> <span class="o">*</span><span class="n">flags</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">flags</span><span class="o">-&gt;</span><span class="n">bm_check</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_online_cpus</span><span class="p">()</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">flags</span><span class="o">-&gt;</span><span class="n">bm_check</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Today all MP CPUs that support C3 share cache.</span>
<span class="cm">		 * And caches should not be flushed by software while</span>
<span class="cm">		 * entering C3 type state.</span>
<span class="cm">		 */</span>
		<span class="n">flags</span><span class="o">-&gt;</span><span class="n">bm_check</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * On all recent Intel platforms, ARB_DISABLE is a nop.</span>
<span class="cm">	 * So, set bm_control to zero to indicate that ARB_DISABLE</span>
<span class="cm">	 * is not required while entering C3 type state on</span>
<span class="cm">	 * P4, Core and beyond CPUs</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_INTEL</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">&gt;</span> <span class="mh">0xf</span> <span class="o">||</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0x0f</span><span class="p">)))</span>
			<span class="n">flags</span><span class="o">-&gt;</span><span class="n">bm_control</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">acpi_processor_power_init_bm_check</span><span class="p">);</span>

<span class="cm">/* The code below handles cstate entry with monitor-mwait pair on Intel*/</span>

<span class="k">struct</span> <span class="n">cstate_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eax</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ecx</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">states</span><span class="p">[</span><span class="n">ACPI_PROCESSOR_MAX_POWER</span><span class="p">];</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">cstate_entry</span> <span class="n">__percpu</span> <span class="o">*</span><span class="n">cpu_cstate_entry</span><span class="p">;</span>	<span class="cm">/* per CPU ptr */</span>

<span class="k">static</span> <span class="kt">short</span> <span class="n">mwait_supported</span><span class="p">[</span><span class="n">ACPI_PROCESSOR_MAX_POWER</span><span class="p">];</span>

<span class="cp">#define NATIVE_CSTATE_BEYOND_HALT	(2)</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">acpi_processor_ffh_cstate_probe_cpu</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_processor_cx</span> <span class="o">*</span><span class="n">cx</span> <span class="o">=</span> <span class="n">_cx</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">retval</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">edx_part</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cstate_type</span><span class="p">;</span> <span class="cm">/* C-state type and not ACPI C-state type */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_cstate_subtype</span><span class="p">;</span>

	<span class="n">cpuid</span><span class="p">(</span><span class="n">CPUID_MWAIT_LEAF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ecx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edx</span><span class="p">);</span>

	<span class="cm">/* Check whether this particular cx_type (in CST) is supported or not */</span>
	<span class="n">cstate_type</span> <span class="o">=</span> <span class="p">((</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">address</span> <span class="o">&gt;&gt;</span> <span class="n">MWAIT_SUBSTATE_SIZE</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">MWAIT_CSTATE_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">edx_part</span> <span class="o">=</span> <span class="n">edx</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">cstate_type</span> <span class="o">*</span> <span class="n">MWAIT_SUBSTATE_SIZE</span><span class="p">);</span>
	<span class="n">num_cstate_subtype</span> <span class="o">=</span> <span class="n">edx_part</span> <span class="o">&amp;</span> <span class="n">MWAIT_SUBSTATE_MASK</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_cstate_subtype</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">address</span> <span class="o">&amp;</span> <span class="n">MWAIT_SUBSTATE_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* mwait ecx extensions INTERRUPT_BREAK should be supported for C2/C3 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ecx</span> <span class="o">&amp;</span> <span class="n">CPUID5_ECX_EXTENSIONS_SUPPORTED</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">ecx</span> <span class="o">&amp;</span> <span class="n">CPUID5_ECX_INTERRUPT_BREAK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mwait_supported</span><span class="p">[</span><span class="n">cstate_type</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">mwait_supported</span><span class="p">[</span><span class="n">cstate_type</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
			<span class="s">&quot;Monitor-Mwait will be used to enter C-%d &quot;</span>
			<span class="s">&quot;state</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span>
			<span class="n">ACPI_CX_DESC_LEN</span><span class="p">,</span> <span class="s">&quot;ACPI FFH INTEL MWAIT 0x%x&quot;</span><span class="p">,</span>
			<span class="n">cx</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">acpi_processor_ffh_cstate_probe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">acpi_processor_cx</span> <span class="o">*</span><span class="n">cx</span><span class="p">,</span> <span class="k">struct</span> <span class="n">acpi_power_register</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cstate_entry</span> <span class="o">*</span><span class="n">percpu_entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="kt">long</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_cstate_entry</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">&lt;</span> <span class="n">CPUID_MWAIT_LEAF</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">bit_offset</span> <span class="o">!=</span> <span class="n">NATIVE_CSTATE_BEYOND_HALT</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">percpu_entry</span> <span class="o">=</span> <span class="n">per_cpu_ptr</span><span class="p">(</span><span class="n">cpu_cstate_entry</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">eax</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">ecx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Make sure we are running on right CPU */</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">work_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">acpi_processor_ffh_cstate_probe_cpu</span><span class="p">,</span> <span class="n">cx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Use the hint in CST */</span>
		<span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">eax</span> <span class="o">=</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">;</span>
		<span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">ecx</span> <span class="o">=</span> <span class="n">MWAIT_ECX_INTERRUPT_BREAK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * For _CST FFH on Intel, if GAS.access_size bit 1 is cleared,</span>
<span class="cm">	 * then we should skip checking BM_STS for this C-state.</span>
<span class="cm">	 * ref: &quot;Intel Processor Vendor-Specific ACPI Interface Specification&quot;</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">access_size</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">))</span>
		<span class="n">cx</span><span class="o">-&gt;</span><span class="n">bm_sts_skip</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">acpi_processor_ffh_cstate_probe</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * This uses new MONITOR/MWAIT instructions on P4 processors with PNI,</span>
<span class="cm"> * which can obviate IPI to trigger checking of need_resched.</span>
<span class="cm"> * We execute MONITOR against need_resched and enter optimized wait state</span>
<span class="cm"> * through MWAIT. Whenever someone changes need_resched, we would be woken</span>
<span class="cm"> * up from MWAIT (without an IPI).</span>
<span class="cm"> *</span>
<span class="cm"> * New with Core Duo processors, MWAIT can take some hints based on CPU</span>
<span class="cm"> * capability.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mwait_idle_with_hints</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ax</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_resched</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">this_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_CLFLUSH_MONITOR</span><span class="p">))</span>
			<span class="n">clflush</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>

		<span class="n">__monitor</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">smp_mb</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_resched</span><span class="p">())</span>
			<span class="n">__mwait</span><span class="p">(</span><span class="n">ax</span><span class="p">,</span> <span class="n">cx</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">acpi_processor_ffh_cstate_enter</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_processor_cx</span> <span class="o">*</span><span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="k">struct</span> <span class="n">cstate_entry</span> <span class="o">*</span><span class="n">percpu_entry</span><span class="p">;</span>

	<span class="n">percpu_entry</span> <span class="o">=</span> <span class="n">per_cpu_ptr</span><span class="p">(</span><span class="n">cpu_cstate_entry</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">mwait_idle_with_hints</span><span class="p">(</span><span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">eax</span><span class="p">,</span>
	                      <span class="n">percpu_entry</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">].</span><span class="n">ecx</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">acpi_processor_ffh_cstate_enter</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ffh_cstate_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">boot_cpu_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">!=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">cpu_cstate_entry</span> <span class="o">=</span> <span class="n">alloc_percpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">cstate_entry</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ffh_cstate_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_percpu</span><span class="p">(</span><span class="n">cpu_cstate_entry</span><span class="p">);</span>
	<span class="n">cpu_cstate_entry</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">ffh_cstate_init</span><span class="p">);</span>
<span class="n">__exitcall</span><span class="p">(</span><span class="n">ffh_cstate_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
