Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 12 15:14:05 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
TIMING-14  Critical Warning  LUT on the clock tree                    2           
TIMING-16  Warning           Large setup violation                    69          
TIMING-18  Warning           Missing input or output delay            25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.005     -433.618                    320                 2381        0.141        0.000                      0                 2381        4.500        0.000                       0                   961  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                             ------------           ----------      --------------
ext_pll_in                                                        {0.000 5.000}          10.000          100.000         
  cpu_clk_div/cpu_clk                                             {0.000 80.000}         160.000         6.250           
  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {0.000 10.000}         20.000          50.000          
  lcd/mux/selectClockDivider/out_clk                              {0.000 5000.000}       10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_pll_in                                                             -9.005     -275.605                     43                  154        0.165        0.000                      0                  154        4.500        0.000                       0                   184  
  cpu_clk_div/cpu_clk                                                 142.551        0.000                      0                 1469        0.141        0.000                      0                 1469       79.500        0.000                       0                   753  
  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0       14.400        0.000                      0                   71        0.164        0.000                      0                   71        9.500        0.000                       0                    22  
  lcd/mux/selectClockDivider/out_clk                                 9998.714        0.000                      0                    2        0.264        0.000                      0                    2     4999.499        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                      To Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                      --------                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk_div/cpu_clk                                             ext_pll_in                                                           -2.388      -48.321                     69                  479        0.177        0.000                      0                  479  
graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  ext_pll_in                                                            0.493        0.000                      0                  266        0.469        0.000                      0                  266  
lcd/mux/selectClockDivider/out_clk                              ext_pll_in                                                            5.932        0.000                      0                   13        0.184        0.000                      0                   13  
ext_pll_in                                                      cpu_clk_div/cpu_clk                                                  -2.026     -109.691                    208                  752        0.194        0.000                      0                  752  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                      From Clock                                                      To Clock                                                      
----------                                                      ----------                                                      --------                                                      
(none)                                                                                                                                                                                          
(none)                                                          cpu_clk_div/cpu_clk                                                                                                             
(none)                                                          ext_pll_in                                                                                                                      
(none)                                                          graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0                                                                  
(none)                                                                                                                          cpu_clk_div/cpu_clk                                             
(none)                                                                                                                          ext_pll_in                                                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_pll_in
  To Clock:  ext_pll_in

Setup :           43  Failing Endpoints,  Worst Slack       -9.005ns,  Total Violation     -275.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.005ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 7.353ns (38.949%)  route 11.526ns (61.051%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.735    23.839    lcd/driver2/i_digit1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.124    23.963 r  lcd/driver2/o_signal[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.963    lcd/driver2/o_signal[2]_i_1__0_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/driver2/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/driver2/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/driver2/o_signal_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.031    14.958    lcd/driver2/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -23.963    
  -------------------------------------------------------------------
                         slack                                 -9.005    

Slack (VIOLATED) :        -8.988ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 7.353ns (38.983%)  route 11.509ns (61.017%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.718    23.823    lcd/driver2/i_digit1[0]
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124    23.947 r  lcd/driver2/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000    23.947    lcd/driver2/o_signal[0]_i_1_n_2
    SLICE_X35Y19         FDRE                                         r  lcd/driver2/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/driver2/CLK
    SLICE_X35Y19         FDRE                                         r  lcd/driver2/o_signal_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.032    14.959    lcd/driver2/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -23.947    
  -------------------------------------------------------------------
                         slack                                 -8.988    

Slack (VIOLATED) :        -8.915ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 7.353ns (39.138%)  route 11.434ns (60.862%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.643    23.747    lcd/driver2/i_digit1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.871 r  lcd/driver2/o_signal[6]_i_1__0/O
                         net (fo=1, routed)           0.000    23.871    lcd/driver2/o_signal[6]_i_1__0_n_2
    SLICE_X32Y19         FDRE                                         r  lcd/driver2/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/driver2/CLK
    SLICE_X32Y19         FDRE                                         r  lcd/driver2/o_signal_reg[6]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.029    14.957    lcd/driver2/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -23.871    
  -------------------------------------------------------------------
                         slack                                 -8.915    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.784ns  (logic 7.353ns (39.145%)  route 11.431ns (60.855%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.640    23.744    lcd/driver2/i_digit1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.868 r  lcd/driver2/o_signal[7]_i_1__0/O
                         net (fo=1, routed)           0.000    23.868    lcd/driver2/o_signal[7]_i_1__0_n_2
    SLICE_X32Y19         FDRE                                         r  lcd/driver2/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/driver2/CLK
    SLICE_X32Y19         FDRE                                         r  lcd/driver2/o_signal_reg[7]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.031    14.959    lcd/driver2/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -23.868    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.904ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 7.353ns (39.154%)  route 11.427ns (60.846%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.636    23.740    lcd/driver2/i_digit1[0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I1_O)        0.124    23.864 r  lcd/driver2/o_signal[1]_i_1__0/O
                         net (fo=1, routed)           0.000    23.864    lcd/driver2/o_signal[1]_i_1__0_n_2
    SLICE_X33Y19         FDRE                                         r  lcd/driver2/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/driver2/CLK
    SLICE_X33Y19         FDRE                                         r  lcd/driver2/o_signal_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.032    14.960    lcd/driver2/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                 -8.904    

Slack (VIOLATED) :        -8.846ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver3/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.771ns  (logic 7.353ns (39.171%)  route 11.418ns (60.829%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.627    23.732    lcd/driver3/o_signal_reg[1]_0[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.856 r  lcd/driver3/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000    23.856    lcd/driver3/o_signal[4]_i_1_n_2
    SLICE_X30Y18         FDRE                                         r  lcd/driver3/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.435    14.776    lcd/driver3/CLK
    SLICE_X30Y18         FDRE                                         r  lcd/driver3/o_signal_reg[4]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.081    15.010    lcd/driver3/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -23.856    
  -------------------------------------------------------------------
                         slack                                 -8.846    

Slack (VIOLATED) :        -8.839ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.716ns  (logic 7.353ns (39.288%)  route 11.363ns (60.712%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.572    23.676    lcd/driver2/i_digit1[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  lcd/driver2/o_signal[5]_i_1__0/O
                         net (fo=1, routed)           0.000    23.800    lcd/driver2/o_signal[5]_i_1__0_n_2
    SLICE_X29Y19         FDRE                                         r  lcd/driver2/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.436    14.777    lcd/driver2/CLK
    SLICE_X29Y19         FDRE                                         r  lcd/driver2/o_signal_reg[5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    14.961    lcd/driver2/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -23.800    
  -------------------------------------------------------------------
                         slack                                 -8.839    

Slack (VIOLATED) :        -8.766ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 7.353ns (39.446%)  route 11.288ns (60.554%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.497    23.601    lcd/driver2/i_digit1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.124    23.725 r  lcd/driver2/o_signal[3]_i_1__0/O
                         net (fo=1, routed)           0.000    23.725    lcd/driver2/o_signal[3]_i_1__0_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/driver2/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/driver2/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/driver2/o_signal_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.032    14.959    lcd/driver2/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -23.725    
  -------------------------------------------------------------------
                         slack                                 -8.766    

Slack (VIOLATED) :        -8.700ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 7.353ns (39.591%)  route 11.220ns (60.409%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.587    17.658    lcd/driver1/o_signal[7]_i_8__1_1[0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.971 r  lcd/driver1/o_signal[7]_i_18/O
                         net (fo=6, routed)           1.080    19.051    lcd/driver1/lcd_value_reg[11]
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.175 r  lcd/driver1/o_signal[7]_i_19/O
                         net (fo=3, routed)           0.602    19.777    lcd/driver2/o_signal[7]_i_12__0_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.901 r  lcd/driver2/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.709    20.610    lcd/driver1/o_signal[7]_i_10__1
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.734 r  lcd/driver1/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.639    21.372    lcd/driver2/o_signal_reg[1]_3
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.124    21.496 r  lcd/driver2/o_signal[7]_i_2__0/O
                         net (fo=14, routed)          0.671    22.168    lcd/driver1/o_signal_reg[1]_4
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124    22.292 r  lcd/driver1/o_signal[7]_i_3__1/O
                         net (fo=18, routed)          0.388    22.680    lcd/driver1/o_signal[7]_i_8__1_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124    22.804 r  lcd/driver1/o_signal[7]_i_5__0/O
                         net (fo=16, routed)          0.729    23.533    lcd/driver2/o_signal_reg[1]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.657 r  lcd/driver2/o_signal[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.657    lcd/driver2/o_signal[4]_i_1__0_n_2
    SLICE_X33Y19         FDRE                                         r  lcd/driver2/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/driver2/CLK
    SLICE_X33Y19         FDRE                                         r  lcd/driver2/o_signal_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.029    14.957    lcd/driver2/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 -8.700    

Slack (VIOLATED) :        -8.693ns  (required time - arrival time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver3/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        18.568ns  (logic 7.353ns (39.601%)  route 11.215ns (60.399%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.084    lcd/CLK
    SLICE_X37Y10         FDCE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  lcd/lcd_value_reg[11]/Q
                         net (fo=25, routed)          1.031     6.571    lcd/driver2/Q[11]
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.695 r  lcd/driver2/o_signal[7]_i_248/O
                         net (fo=1, routed)           0.633     7.328    lcd/driver2/o_signal[7]_i_248_n_2
    SLICE_X38Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.732 r  lcd/driver2/o_signal_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.732    lcd/driver2/o_signal_reg[7]_i_178_n_2
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.849 r  lcd/driver2/o_signal_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.849    lcd/driver2/o_signal_reg[7]_i_94_n_2
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  lcd/driver2/o_signal_reg[7]_i_69/O[2]
                         net (fo=4, routed)           0.770     8.858    lcd/driver2/o_signal_reg[7]_i_69_n_7
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.301     9.159 r  lcd/driver2/o_signal[7]_i_91/O
                         net (fo=1, routed)           0.306     9.465    lcd/driver2/o_signal[7]_i_91_n_2
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.589 r  lcd/driver2/o_signal[7]_i_55/O
                         net (fo=2, routed)           0.962    10.551    lcd/driver2/o_signal[7]_i_55_n_2
    SLICE_X39Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.949 r  lcd/driver2/o_signal_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.949    lcd/driver2/o_signal_reg[7]_i_39_n_2
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  lcd/driver2/o_signal_reg[7]_i_36/O[1]
                         net (fo=9, routed)           0.896    12.179    lcd/driver2/O[1]
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.303    12.482 r  lcd/driver2/o_signal[7]_i_29/O
                         net (fo=1, routed)           0.000    12.482    lcd/driver2/o_signal[7]_i_29_n_2
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.062 r  lcd/driver2/o_signal_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.425    13.488    lcd/driver2/o_signal_reg[7]_i_23_n_7
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.302    13.790 r  lcd/driver2/o_signal[7]_i_52/O
                         net (fo=1, routed)           0.000    13.790    lcd/driver2/o_signal[7]_i_52_n_2
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.370 r  lcd/driver2/o_signal_reg[7]_i_38/O[2]
                         net (fo=1, routed)           0.456    14.826    lcd/driver2/o_signal_reg[7]_i_38_n_7
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.302    15.128 r  lcd/driver2/o_signal[7]_i_19__0/O
                         net (fo=1, routed)           0.000    15.128    lcd/driver2/o_signal[7]_i_19__0_n_2
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.529 r  lcd/driver2/o_signal_reg[7]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    15.529    lcd/driver2/o_signal_reg[7]_i_16__0_n_2
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.863 r  lcd/driver2/o_signal_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.335    16.198    lcd/driver2/o_signal_reg[7]_i_26_n_8
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.071 r  lcd/driver2/o_signal_reg[7]_i_15/CO[2]
                         net (fo=19, routed)          0.459    17.530    lcd/driver2/lcd_value_reg[13][0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.313    17.843 r  lcd/driver2/o_signal[7]_i_22/O
                         net (fo=7, routed)           1.093    18.936    lcd/driver2/p_0_in__0[1]
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.060 r  lcd/driver2/o_signal[7]_i_17/O
                         net (fo=11, routed)          0.685    19.745    lcd/driver2/o_signal[7]_i_18
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.869 r  lcd/driver2/o_signal[7]_i_13__0/O
                         net (fo=7, routed)           0.784    20.653    lcd/driver2/o_signal[7]_i_18__1_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.777 r  lcd/driver2/o_signal[7]_i_15__0/O
                         net (fo=1, routed)           0.632    21.409    lcd/driver2/o_signal[7]_i_15__0_n_2
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.533 r  lcd/driver2/o_signal[7]_i_10/O
                         net (fo=7, routed)           0.456    21.989    lcd/driver3/o_signal_reg[1]_5
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.113 r  lcd/driver3/o_signal[7]_i_3__0/O
                         net (fo=8, routed)           0.867    22.980    lcd/driver2/o_signal_reg[1]_2[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124    23.104 r  lcd/driver2/o_signal[7]_i_5/O
                         net (fo=15, routed)          0.424    23.528    lcd/driver3/o_signal_reg[1]_0[0]
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  lcd/driver3/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000    23.652    lcd/driver3/o_signal[1]_i_1_n_2
    SLICE_X35Y18         FDRE                                         r  lcd/driver3/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/driver3/CLK
    SLICE_X35Y18         FDRE                                         r  lcd/driver3/o_signal_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.031    14.959    lcd/driver3/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -23.652    
  -------------------------------------------------------------------
                         slack                                 -8.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.555     1.438    lcd/driver3/CLK
    SLICE_X35Y18         FDRE                                         r  lcd/driver3/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  lcd/driver3/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.112     1.692    lcd/mux/Q[1]
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.737 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    lcd/mux/o_signal[2]_i_1_n_2
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.121     1.571    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.556     1.439    lcd/driver0/CLK
    SLICE_X30Y18         FDRE                                         r  lcd/driver0/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  lcd/driver0/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.114     1.718    lcd/mux/o_signal_reg[7]_1[5]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    lcd/mux/o_signal[5]_i_1_n_2
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.822     1.949    lcd/mux/CLK
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121     1.592    lcd/mux/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    lcd/driver3/CLK
    SLICE_X34Y19         FDRE                                         r  lcd/driver3/o_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  lcd/driver3/o_signal_reg[7]/Q
                         net (fo=1, routed)           0.116     1.718    lcd/mux/Q[6]
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    lcd/mux/o_signal[7]_i_1_n_2
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.819     1.946    lcd/mux/CLK
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.120     1.569    lcd/mux/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lcd/mux/selectClockDivider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/selectClockDivider/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.618%)  route 0.116ns (38.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X29Y14         FDRE                                         r  lcd/mux/selectClockDivider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/counter_reg[14]/Q
                         net (fo=18, routed)          0.116     1.699    lcd/mux/selectClockDivider/counter_reg[14]
    SLICE_X28Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  lcd/mux/selectClockDivider/out_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.744    lcd/mux/selectClockDivider/out_clk_i_1__1_n_2
    SLICE_X28Y14         FDRE                                         r  lcd/mux/selectClockDivider/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE                                         r  lcd/mux/selectClockDivider/out_clk_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.091     1.546    lcd/mux/selectClockDivider/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lcd/driver2/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/driver2/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/driver2/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  lcd/driver2/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.111     1.689    lcd/mux/o_signal_reg[7]_2[3]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    lcd/mux/o_signal[3]_i_1_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091     1.527    lcd/mux/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.118%)  route 0.151ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.556     1.439    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  <hidden>
                         net (fo=9, routed)           0.151     1.754    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.825     1.952    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.500     1.452    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.070     1.522    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lcd/driver2/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    lcd/driver2/CLK
    SLICE_X35Y19         FDRE                                         r  lcd/driver2/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  lcd/driver2/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.138     1.716    lcd/mux/o_signal_reg[7]_2[0]
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    lcd/mux/o_signal[0]_i_1_n_2
    SLICE_X35Y19         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.821     1.948    lcd/mux/CLK
    SLICE_X35Y19         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.091     1.528    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    lcd/driver1/CLK
    SLICE_X34Y19         FDRE                                         r  lcd/driver1/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  lcd/driver1/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.139     1.740    lcd/mux/o_signal_reg[7]_0[4]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    lcd/mux/o_signal[4]_i_1_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.092     1.542    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cpu_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/counter_reg[1]/Q
                         net (fo=4, routed)           0.167     1.754    cpu_clk_div/counter_reg_n_2_[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.796 r  cpu_clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    cpu_clk_div/counter[2]_i_1_n_2
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    cpu_clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cpu_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/counter_reg[1]/Q
                         net (fo=4, routed)           0.169     1.756    cpu_clk_div/counter_reg_n_2_[1]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.799 r  cpu_clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    cpu_clk_div/counter[4]_i_1_n_2
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cpu_clk_div/counter_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    cpu_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_pll_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  cpu_clk_div/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_div/cpu_clk
  To Clock:  cpu_clk_div/cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack      142.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             142.551ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.874ns  (logic 2.486ns (14.733%)  route 14.388ns (85.267%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.013    23.724    cpu/memory_unit/ex_pc_load
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.150    23.874 r  cpu/memory_unit/o_instruction[0]_i_1/O
                         net (fo=1, routed)           1.524    25.399    cpu/instruction_fetch_unit/D[0]
    SLICE_X41Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X41Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[0]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X41Y2          FDPE (Setup_fdpe_C_D)       -0.271   167.950    cpu/instruction_fetch_unit/o_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                        167.950    
                         arrival time                         -25.399    
  -------------------------------------------------------------------
                         slack                                142.551    

Slack (MET) :             142.906ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.852ns  (logic 3.488ns (20.698%)  route 13.364ns (79.302%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.043    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.377 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.377    cpu/instruction_fetch_unit/o_pc_reg[10]_1[1]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[9]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.377    
  -------------------------------------------------------------------
                         slack                                142.906    

Slack (MET) :             143.001ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.757ns  (logic 3.393ns (20.249%)  route 13.364ns (79.751%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.043    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.282 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.282    cpu/instruction_fetch_unit/o_pc_reg[10]_1[2]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[10]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[10]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.282    
  -------------------------------------------------------------------
                         slack                                143.001    

Slack (MET) :             143.017ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.741ns  (logic 3.377ns (20.173%)  route 13.364ns (79.827%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.043    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.266 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.266    cpu/instruction_fetch_unit/o_pc_reg[10]_1[0]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[8]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[8]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.266    
  -------------------------------------------------------------------
                         slack                                143.017    

Slack (MET) :             143.020ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.738ns  (logic 3.374ns (20.158%)  route 13.364ns (79.842%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.263 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.263    cpu/instruction_fetch_unit/o_pc_reg[7]_0[1]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[5]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.263    
  -------------------------------------------------------------------
                         slack                                143.020    

Slack (MET) :             143.041ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 3.353ns (20.058%)  route 13.364ns (79.942%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.242 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.242    cpu/instruction_fetch_unit/o_pc_reg[7]_0[3]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[7]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[7]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.242    
  -------------------------------------------------------------------
                         slack                                143.041    

Slack (MET) :             143.115ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 3.279ns (19.702%)  route 13.364ns (80.298%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.168 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.168    cpu/instruction_fetch_unit/o_pc_reg[7]_0[2]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[6]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[6]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                143.115    

Slack (MET) :             143.131ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 3.263ns (19.625%)  route 13.364ns (80.375%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034    23.745    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124    23.869 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479    24.349    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.929 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.929    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.152 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.152    cpu/instruction_fetch_unit/o_pc_reg[7]_0[0]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.283    cpu/instruction_fetch_unit/o_pc_reg[4]
  -------------------------------------------------------------------
                         required time                        168.283    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                143.131    

Slack (MET) :             143.232ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 2.453ns (15.283%)  route 13.597ns (84.717%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.100    23.812    cpu/memory_unit/ex_pc_load
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.117    23.929 r  cpu/memory_unit/o_pc[0]_i_1/O
                         net (fo=11, routed)          0.647    24.575    cpu/instruction_fetch_unit/o_pc_reg[10]_0
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_CE)      -0.413   167.808    cpu/instruction_fetch_unit/o_pc_reg[4]
  -------------------------------------------------------------------
                         required time                        167.808    
                         arrival time                         -24.575    
  -------------------------------------------------------------------
                         slack                                143.232    

Slack (MET) :             143.232ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 2.453ns (15.283%)  route 13.597ns (84.717%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 f  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          3.288    12.331    cpu/memory_unit/state
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.455 f  cpu/memory_unit/regs[1][15]_i_4/O
                         net (fo=1, routed)           0.949    13.404    cpu/memory_unit/regs[1][15]_i_4_n_2
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124    13.528 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452    14.980    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304    16.408    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118    16.526 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005    17.531    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    17.857 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019    18.876    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.272 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.272    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.389 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.389    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.506 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265    20.771    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546    21.441    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022    22.587    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.711 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.100    23.812    cpu/memory_unit/ex_pc_load
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.117    23.929 r  cpu/memory_unit/o_pc[0]_i_1/O
                         net (fo=11, routed)          0.647    24.575    cpu/instruction_fetch_unit/o_pc_reg[10]_0
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/C
                         clock pessimism              0.389   168.256    
                         clock uncertainty           -0.035   168.221    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_CE)      -0.413   167.808    cpu/instruction_fetch_unit/o_pc_reg[5]
  -------------------------------------------------------------------
                         required time                        167.808    
                         arrival time                         -24.575    
  -------------------------------------------------------------------
                         slack                                143.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.226ns (40.228%)  route 0.336ns (59.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.128     2.802 r  cpu/instruction_fetch_unit/o_instruction_reg[22]/Q
                         net (fo=1, routed)           0.336     3.138    cpu/instruction_fetch_unit/o_instruction[22]
    SLICE_X45Y6          LUT2 (Prop_lut2_I0_O)        0.098     3.236 r  cpu/instruction_fetch_unit/iv_instruction[22]_i_1/O
                         net (fo=1, routed)           0.000     3.236    cpu/de_stage/iv_instruction_reg[31]_1[22]
    SLICE_X45Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.834     3.550    cpu/de_stage/CLK
    SLICE_X45Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[22]/C
                         clock pessimism             -0.547     3.003    
    SLICE_X45Y6          FDCE (Hold_fdce_C_D)         0.092     3.095    cpu/de_stage/iv_instruction_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.641%)  route 0.095ns (40.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.563     2.657    cpu/ex_stage/CLK
    SLICE_X41Y3          FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.141     2.798 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/Q
                         net (fo=1, routed)           0.095     2.893    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[2]
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.834     3.550    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/C
                         clock pessimism             -0.876     2.674    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.076     2.750    cpu/memory_unit/iv_control_signal_reg[rd][2]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.247ns (43.376%)  route 0.322ns (56.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X42Y3          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.148     2.822 r  cpu/instruction_fetch_unit/o_instruction_reg[8]/Q
                         net (fo=1, routed)           0.322     3.145    cpu/instruction_fetch_unit/o_instruction[8]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.099     3.244 r  cpu/instruction_fetch_unit/iv_instruction[8]_i_1/O
                         net (fo=1, routed)           0.000     3.244    cpu/de_stage/iv_instruction_reg[31]_1[8]
    SLICE_X41Y3          FDCE                                         r  cpu/de_stage/iv_instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.833     3.549    cpu/de_stage/CLK
    SLICE_X41Y3          FDCE                                         r  cpu/de_stage/iv_instruction_reg[8]/C
                         clock pessimism             -0.547     3.002    
    SLICE_X41Y3          FDCE (Hold_fdce_C_D)         0.092     3.094    cpu/de_stage/iv_instruction_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.183ns (31.077%)  route 0.406ns (68.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     2.815 r  cpu/instruction_fetch_unit/o_instruction_reg[19]/Q
                         net (fo=1, routed)           0.406     3.221    cpu/instruction_fetch_unit/o_instruction[19]
    SLICE_X45Y5          LUT2 (Prop_lut2_I0_O)        0.042     3.263 r  cpu/instruction_fetch_unit/iv_instruction[19]_i_1/O
                         net (fo=1, routed)           0.000     3.263    cpu/de_stage/iv_instruction_reg[31]_1[19]
    SLICE_X45Y5          FDCE                                         r  cpu/de_stage/iv_instruction_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.834     3.550    cpu/de_stage/CLK
    SLICE_X45Y5          FDCE                                         r  cpu/de_stage/iv_instruction_reg[19]/C
                         clock pessimism             -0.547     3.003    
    SLICE_X45Y5          FDCE (Hold_fdce_C_D)         0.107     3.110    cpu/de_stage/iv_instruction_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.184ns (29.671%)  route 0.436ns (70.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     2.815 r  cpu/instruction_fetch_unit/o_instruction_reg[27]/Q
                         net (fo=1, routed)           0.436     3.251    cpu/instruction_fetch_unit/o_instruction[27]
    SLICE_X46Y7          LUT2 (Prop_lut2_I0_O)        0.043     3.294 r  cpu/instruction_fetch_unit/iv_instruction[27]_i_1/O
                         net (fo=1, routed)           0.000     3.294    cpu/de_stage/iv_instruction_reg[31]_1[27]
    SLICE_X46Y7          FDCE                                         r  cpu/de_stage/iv_instruction_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.833     3.549    cpu/de_stage/CLK
    SLICE_X46Y7          FDCE                                         r  cpu/de_stage/iv_instruction_reg[27]/C
                         clock pessimism             -0.547     3.002    
    SLICE_X46Y7          FDCE (Hold_fdce_C_D)         0.131     3.133    cpu/de_stage/iv_instruction_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/ex_stage/iv_control_signal_reg[uncond_branch]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.296ns (45.681%)  route 0.352ns (54.319%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.563     2.657    cpu/ex_stage/CLK
    SLICE_X43Y6          FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[uncond_branch]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     2.798 f  cpu/ex_stage/iv_control_signal_reg[uncond_branch]/Q
                         net (fo=44, routed)          0.159     2.957    cpu/ex_stage/iv_control_signal_reg[uncond_branch_n_2_]
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.045     3.002 f  cpu/ex_stage/o_pc[8]_i_6/O
                         net (fo=1, routed)           0.193     3.195    cpu/ex_stage/o_pc[8]_i_6_n_2
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.045     3.240 r  cpu/ex_stage/o_pc[8]_i_3/O
                         net (fo=1, routed)           0.000     3.240    cpu/ex_stage/o_pc[8]_i_3_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.305 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.305    cpu/instruction_fetch_unit/o_pc_reg[10]_1[1]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.834     3.575    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/C
                         clock pessimism             -0.547     3.028    
    SLICE_X45Y4          FDPE (Hold_fdpe_C_D)         0.105     3.133    cpu/instruction_fetch_unit/o_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.183ns (30.011%)  route 0.427ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X43Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDPE (Prop_fdpe_C_Q)         0.141     2.815 r  cpu/instruction_fetch_unit/o_instruction_reg[5]/Q
                         net (fo=1, routed)           0.427     3.242    cpu/instruction_fetch_unit/o_instruction[5]
    SLICE_X43Y2          LUT2 (Prop_lut2_I0_O)        0.042     3.284 r  cpu/instruction_fetch_unit/iv_instruction[5]_i_1/O
                         net (fo=1, routed)           0.000     3.284    cpu/de_stage/iv_instruction_reg[31]_1[5]
    SLICE_X43Y2          FDCE                                         r  cpu/de_stage/iv_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.834     3.550    cpu/de_stage/CLK
    SLICE_X43Y2          FDCE                                         r  cpu/de_stage/iv_instruction_reg[5]/C
                         clock pessimism             -0.547     3.003    
    SLICE_X43Y2          FDCE (Hold_fdce_C_D)         0.107     3.110    cpu/de_stage/iv_instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.185ns (30.065%)  route 0.430ns (69.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     2.815 r  cpu/instruction_fetch_unit/o_instruction_reg[31]/Q
                         net (fo=1, routed)           0.430     3.245    cpu/instruction_fetch_unit/o_instruction[31]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.044     3.289 r  cpu/instruction_fetch_unit/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     3.289    cpu/de_stage/iv_instruction_reg[31]_1[31]
    SLICE_X44Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.834     3.550    cpu/de_stage/CLK
    SLICE_X44Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[31]/C
                         clock pessimism             -0.547     3.003    
    SLICE_X44Y6          FDCE (Hold_fdce_C_D)         0.107     3.110    cpu/de_stage/iv_instruction_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/ex_stage/iv_control_signal_reg[alu_imm]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.249ns (37.601%)  route 0.413ns (62.399%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.563     2.657    cpu/ex_stage/CLK
    SLICE_X40Y5          FDCE                                         r  cpu/ex_stage/iv_control_signal_reg[alu_imm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     2.798 r  cpu/ex_stage/iv_control_signal_reg[alu_imm]/Q
                         net (fo=16, routed)          0.413     3.211    cpu/ex_stage/iv_control_signal_reg[alu_imm_n_2_]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045     3.256 r  cpu/ex_stage/o_pc[0]_i_4/O
                         net (fo=1, routed)           0.000     3.256    cpu/ex_stage/o_pc[0]_i_4_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.319 r  cpu/ex_stage/o_pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.319    cpu/instruction_fetch_unit/O[3]
    SLICE_X45Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.835     3.576    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[3]/C
                         clock pessimism             -0.547     3.029    
    SLICE_X45Y2          FDPE (Hold_fdpe_C_D)         0.105     3.134    cpu/instruction_fetch_unit/o_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/instruction_fetch_unit/o_instruction_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.226ns (35.453%)  route 0.411ns (64.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.218     2.023    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.111 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.563     2.674    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.128     2.802 r  cpu/instruction_fetch_unit/o_instruction_reg[28]/Q
                         net (fo=1, routed)           0.411     3.214    cpu/instruction_fetch_unit/o_instruction[28]
    SLICE_X46Y7          LUT2 (Prop_lut2_I0_O)        0.098     3.312 r  cpu/instruction_fetch_unit/iv_instruction[28]_i_1/O
                         net (fo=1, routed)           0.000     3.312    cpu/de_stage/iv_instruction_reg[31]_1[28]
    SLICE_X46Y7          FDCE                                         r  cpu/de_stage/iv_instruction_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.833     3.549    cpu/de_stage/CLK
    SLICE_X46Y7          FDCE                                         r  cpu/de_stage/iv_instruction_reg[28]/C
                         clock pessimism             -0.547     3.002    
    SLICE_X46Y7          FDCE (Hold_fdce_C_D)         0.121     3.123    cpu/de_stage/iv_instruction_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_div/cpu_clk
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { cpu_clk_div/out_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0  n_0_1880_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y2  n_1_2237_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X41Y4    cpu/de_stage/iv_instruction_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X42Y4    cpu/de_stage/iv_instruction_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X42Y4    cpu/de_stage/iv_instruction_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X42Y4    cpu/de_stage/iv_instruction_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X41Y4    cpu/de_stage/iv_instruction_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X41Y4    cpu/de_stage/iv_instruction_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X41Y4    cpu/de_stage/iv_instruction_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X41Y4    cpu/de_stage/iv_instruction_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X43Y4    cpu/de_stage/iv_instruction_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X44Y5    cpu/de_stage/iv_instruction_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  To Clock:  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0

Setup :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.400ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.280ns (26.421%)  route 3.565ns (73.579%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 f  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 f  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          0.997     9.985    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.153    10.138 r  graphics_engine/display_driver/yCoord[9]_i_1/O
                         net (fo=4, routed)           0.834    10.972    graphics_engine/display_driver/yCoord[9]_i_1_n_2
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.507    25.657    graphics_engine/display_driver/pixelClock
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[5]/C
                         clock pessimism              0.387    26.044    
                         clock uncertainty           -0.035    26.009    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.636    25.373    graphics_engine/display_driver/yCoord_reg[5]
  -------------------------------------------------------------------
                         required time                         25.373    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 14.400    

Slack (MET) :             14.400ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.280ns (26.421%)  route 3.565ns (73.579%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 f  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 f  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          0.997     9.985    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.153    10.138 r  graphics_engine/display_driver/yCoord[9]_i_1/O
                         net (fo=4, routed)           0.834    10.972    graphics_engine/display_driver/yCoord[9]_i_1_n_2
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.507    25.657    graphics_engine/display_driver/pixelClock
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[8]/C
                         clock pessimism              0.387    26.044    
                         clock uncertainty           -0.035    26.009    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.636    25.373    graphics_engine/display_driver/yCoord_reg[8]
  -------------------------------------------------------------------
                         required time                         25.373    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 14.400    

Slack (MET) :             14.400ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.280ns (26.421%)  route 3.565ns (73.579%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 f  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 f  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          0.997     9.985    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.153    10.138 r  graphics_engine/display_driver/yCoord[9]_i_1/O
                         net (fo=4, routed)           0.834    10.972    graphics_engine/display_driver/yCoord[9]_i_1_n_2
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.507    25.657    graphics_engine/display_driver/pixelClock
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[9]/C
                         clock pessimism              0.387    26.044    
                         clock uncertainty           -0.035    26.009    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.636    25.373    graphics_engine/display_driver/yCoord_reg[9]
  -------------------------------------------------------------------
                         required time                         25.373    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 14.400    

Slack (MET) :             14.700ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.280ns (28.118%)  route 3.272ns (71.882%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 25.759 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 f  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 f  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          0.997     9.985    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.153    10.138 r  graphics_engine/display_driver/yCoord[9]_i_1/O
                         net (fo=4, routed)           0.542    10.680    graphics_engine/display_driver/yCoord[9]_i_1_n_2
    SLICE_X50Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.609    25.759    graphics_engine/display_driver/pixelClock
    SLICE_X50Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[6]/C
                         clock pessimism              0.387    26.146    
                         clock uncertainty           -0.035    26.111    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.731    25.380    graphics_engine/display_driver/yCoord_reg[6]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                 14.700    

Slack (MET) :             14.841ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.251ns (25.454%)  route 3.664ns (74.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          1.243    10.232    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124    10.356 r  graphics_engine/display_driver/addrb0_i_10/O
                         net (fo=1, routed)           0.687    11.043    graphics_engine/display_driver_n_25
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    25.884    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                 14.841    

Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.251ns (25.543%)  route 3.647ns (74.457%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          1.080    10.068    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.192 r  graphics_engine/display_driver/addrb0_i_1/O
                         net (fo=1, routed)           0.833    11.025    graphics_engine/display_driver_n_16
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    25.884    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.251ns (25.548%)  route 3.646ns (74.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          1.165    10.154    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  graphics_engine/display_driver/addrb0_i_5/O
                         net (fo=1, routed)           0.747    11.024    graphics_engine/display_driver_n_20
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    25.884    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 14.859    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.277ns (27.478%)  route 3.370ns (72.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          1.082    10.071    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.150    10.221 r  graphics_engine/display_driver/addrb0_i_8/O
                         net (fo=1, routed)           0.554    10.775    graphics_engine/display_driver_n_23
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.586    25.660    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.660    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             15.167ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.251ns (27.260%)  route 3.338ns (72.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          0.901     9.889    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.013 r  graphics_engine/display_driver/addrb0_i_3/O
                         net (fo=1, routed)           0.704    10.717    graphics_engine/display_driver_n_18
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    25.884    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                 15.167    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/addrb0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@20.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.251ns (27.606%)  route 3.281ns (72.394%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.591     6.128    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     6.606 f  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.879     7.485    graphics_engine/display_driver/yCoord[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.323     7.808 r  graphics_engine/display_driver/yCoord[10]_i_3/O
                         net (fo=7, routed)           0.855     8.663    graphics_engine/display_driver/yCoord[10]_i_3_n_2
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.989 r  graphics_engine/display_driver/yCoord[10]_i_2/O
                         net (fo=17, routed)          1.011     9.999    graphics_engine/display_driver/yCoord[10]_i_2_n_2
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.123 r  graphics_engine/display_driver/addrb0_i_6/O
                         net (fo=1, routed)           0.536    10.659    graphics_engine/display_driver_n_21
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442    24.783    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    25.150 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744    25.894    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
                         clock pessimism              0.387    26.281    
                         clock uncertainty           -0.035    26.246    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    25.884    graphics_engine/addrb0
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                 15.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/xCoord_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/xCoord_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.959%)  route 0.146ns (44.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.323     1.906    graphics_engine/display_driver/pixelClock
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  graphics_engine/display_driver/xCoord_reg[1]/Q
                         net (fo=7, routed)           0.146     2.194    graphics_engine/display_driver/xCoord[1]
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.239 r  graphics_engine/display_driver/xCoord[5]_i_1/O
                         net (fo=2, routed)           0.000     2.239    graphics_engine/display_driver/D[5]
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.409     2.540    graphics_engine/display_driver/pixelClock
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[5]/C
                         clock pessimism             -0.557     1.982    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.092     2.074    graphics_engine/display_driver/xCoord_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.494%)  route 0.262ns (58.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.204     1.788    graphics_engine/display_driver/pixelClock
    SLICE_X48Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  graphics_engine/display_driver/yCoord_reg[0]/Q
                         net (fo=18, routed)          0.262     2.191    graphics_engine/display_driver/yCoord[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.236 r  graphics_engine/display_driver/yCoord[7]_i_1/O
                         net (fo=1, routed)           0.000     2.236    graphics_engine/display_driver/yCoord[7]_i_1_n_2
    SLICE_X49Y21         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.381     2.512    graphics_engine/display_driver/pixelClock
    SLICE_X49Y21         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[7]/C
                         clock pessimism             -0.547     1.964    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.091     2.055    graphics_engine/display_driver/yCoord_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.536%)  route 0.209ns (52.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.204     1.788    graphics_engine/display_driver/pixelClock
    SLICE_X48Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  graphics_engine/display_driver/yCoord_reg[0]/Q
                         net (fo=18, routed)          0.209     2.137    graphics_engine/display_driver/yCoord[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.048     2.185 r  graphics_engine/display_driver/yCoord[1]_i_1/O
                         net (fo=1, routed)           0.000     2.185    graphics_engine/display_driver/yCoord[1]_i_1_n_2
    SLICE_X48Y19         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.311     2.442    graphics_engine/display_driver/pixelClock
    SLICE_X48Y19         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[1]/C
                         clock pessimism             -0.547     1.894    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.105     1.999    graphics_engine/display_driver/yCoord_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/xCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/xCoord_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.323     1.906    graphics_engine/display_driver/pixelClock
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  graphics_engine/display_driver/xCoord_reg[0]/Q
                         net (fo=8, routed)           0.176     2.224    graphics_engine/display_driver/xCoord[0]
    SLICE_X53Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.269 r  graphics_engine/display_driver/xCoord[2]_i_1/O
                         net (fo=2, routed)           0.000     2.269    graphics_engine/display_driver/D[2]
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.409     2.540    graphics_engine/display_driver/pixelClock
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[2]/C
                         clock pessimism             -0.557     1.982    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.091     2.073    graphics_engine/display_driver/xCoord_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/xCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/xCoord_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.185%)  route 0.177ns (48.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.323     1.906    graphics_engine/display_driver/pixelClock
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  graphics_engine/display_driver/xCoord_reg[0]/Q
                         net (fo=8, routed)           0.177     2.225    graphics_engine/display_driver/xCoord[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.270 r  graphics_engine/display_driver/xCoord[3]_i_1/O
                         net (fo=2, routed)           0.000     2.270    graphics_engine/display_driver/D[3]
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.409     2.540    graphics_engine/display_driver/pixelClock
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[3]/C
                         clock pessimism             -0.557     1.982    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.092     2.074    graphics_engine/display_driver/xCoord_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.525%)  route 0.089ns (26.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.258     1.841    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     1.989 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.089     2.077    graphics_engine/display_driver/yCoord[3]
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.098     2.175 r  graphics_engine/display_driver/yCoord[4]_i_1/O
                         net (fo=1, routed)           0.000     2.175    graphics_engine/display_driver/yCoord[4]_i_1_n_2
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.291     2.421    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[4]/C
                         clock pessimism             -0.580     1.841    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.121     1.962    graphics_engine/display_driver/yCoord_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.187ns (42.714%)  route 0.251ns (57.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.204     1.788    graphics_engine/display_driver/pixelClock
    SLICE_X48Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  graphics_engine/display_driver/yCoord_reg[0]/Q
                         net (fo=18, routed)          0.251     2.179    graphics_engine/display_driver/yCoord[0]
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.046     2.225 r  graphics_engine/display_driver/yCoord[3]_i_1/O
                         net (fo=1, routed)           0.000     2.225    graphics_engine/display_driver/yCoord[3]_i_1_n_2
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.291     2.421    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
                         clock pessimism             -0.547     1.874    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.131     2.005    graphics_engine/display_driver/yCoord_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.656%)  route 0.188ns (43.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.258     1.841    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     1.989 r  graphics_engine/display_driver/yCoord_reg[3]/Q
                         net (fo=13, routed)          0.188     2.177    graphics_engine/display_driver/yCoord[3]
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.098     2.275 r  graphics_engine/display_driver/yCoord[6]_i_1/O
                         net (fo=1, routed)           0.000     2.275    graphics_engine/display_driver/yCoord[6]_i_1_n_2
    SLICE_X50Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.344     2.474    graphics_engine/display_driver/pixelClock
    SLICE_X50Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[6]/C
                         clock pessimism             -0.547     1.927    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.120     2.047    graphics_engine/display_driver/yCoord_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/yCoord_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.583%)  route 0.251ns (57.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.204     1.788    graphics_engine/display_driver/pixelClock
    SLICE_X48Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  graphics_engine/display_driver/yCoord_reg[0]/Q
                         net (fo=18, routed)          0.251     2.179    graphics_engine/display_driver/yCoord[0]
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.224 r  graphics_engine/display_driver/yCoord[2]_i_1/O
                         net (fo=1, routed)           0.000     2.224    graphics_engine/display_driver/yCoord[2]_i_1_n_2
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.291     2.421    graphics_engine/display_driver/pixelClock
    SLICE_X50Y18         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[2]/C
                         clock pessimism             -0.547     1.874    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.120     1.994    graphics_engine/display_driver/yCoord_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/xCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/xCoord_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.323     1.906    graphics_engine/display_driver/pixelClock
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     2.047 f  graphics_engine/display_driver/xCoord_reg[0]/Q
                         net (fo=8, routed)           0.168     2.215    graphics_engine/display_driver/xCoord[0]
    SLICE_X53Y19         LUT1 (Prop_lut1_I0_O)        0.045     2.260 r  graphics_engine/display_driver/xCoord[0]_i_1/O
                         net (fo=2, routed)           0.000     2.260    graphics_engine/display_driver/D[0]
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.364     2.494    graphics_engine/display_driver/pixelClock
    SLICE_X53Y19         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[0]/C
                         clock pessimism             -0.588     1.906    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.091     1.997    graphics_engine/display_driver/xCoord_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y21  graphics_engine/display_driver/xCoord_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y21  graphics_engine/display_driver/xCoord_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y21  graphics_engine/display_driver/xCoord_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y21  graphics_engine/display_driver/xCoord_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y21  graphics_engine/display_driver/xCoord_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y21  graphics_engine/display_driver/xCoord_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y21  graphics_engine/display_driver/xCoord_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y21  graphics_engine/display_driver/xCoord_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y19  graphics_engine/display_driver/xCoord_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y20  graphics_engine/display_driver/xCoord_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  lcd/mux/selectClockDivider/out_clk
  To Clock:  lcd/mux/selectClockDivider/out_clk

Setup :            0  Failing Endpoints,  Worst Slack     9998.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4999.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9998.714ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/counter0/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             lcd/mux/selectClockDivider/out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (lcd/mux/selectClockDivider/out_clk rise@10000.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.765ns (55.877%)  route 0.604ns (44.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 10006.083 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.604     7.719    lcd/mux/counter0/select_signal[1]
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.287     8.006 r  lcd/mux/counter0/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.006    lcd/mux/counter0/reg_out[1]_i_1_n_2
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  i_clk (IN)
                         net (fo=0)                   0.000 10000.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442 10004.783    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.367 10005.150 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.932 10006.083    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
                         clock pessimism              0.554 10006.637    
                         clock uncertainty           -0.035 10006.602    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.118 10006.720    lcd/mux/counter0/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                      10006.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                               9998.714    

Slack (MET) :             9998.854ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/counter0/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             lcd/mux/selectClockDivider/out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (lcd/mux/selectClockDivider/out_clk rise@10000.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.063%)  route 0.546ns (45.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 10006.083 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     7.155 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.546     7.700    lcd/mux/counter0/select_signal[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.824 r  lcd/mux/counter0/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.824    lcd/mux/counter0/reg_out[0]_i_1_n_2
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                  10000.000 10000.000 r  
    W5                                                0.000 10000.000 r  i_clk (IN)
                         net (fo=0)                   0.000 10000.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10001.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10003.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 10003.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442 10004.783    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.367 10005.150 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.932 10006.083    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
                         clock pessimism              0.554 10006.637    
                         clock uncertainty           -0.035 10006.602    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077 10006.679    lcd/mux/counter0/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                      10006.678    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                               9998.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/counter0/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             lcd/mux/selectClockDivider/out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd/mux/selectClockDivider/out_clk rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.188     2.371    lcd/mux/counter0/select_signal[0]
    SLICE_X30Y19         LUT2 (Prop_lut2_I0_O)        0.043     2.414 r  lcd/mux/counter0/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.414    lcd/mux/counter0/reg_out[1]_i_1_n_2
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.511     2.642    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
                         clock pessimism             -0.622     2.019    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.131     2.150    lcd/mux/counter0/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/counter0/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             lcd/mux/selectClockDivider/out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd/mux/selectClockDivider/out_clk rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.188     2.371    lcd/mux/counter0/select_signal[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     2.416 r  lcd/mux/counter0/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.416    lcd/mux/counter0/reg_out[0]_i_1_n_2
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.175     2.130 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.511     2.642    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
                         clock pessimism             -0.622     2.019    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     2.139    lcd/mux/counter0/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd/mux/selectClockDivider/out_clk
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { lcd/mux/selectClockDivider/out_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X30Y19  lcd/mux/counter0/reg_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_div/cpu_clk
  To Clock:  ext_pll_in

Setup :           69  Failing Endpoints,  Worst Slack       -2.388ns,  Total Violation      -48.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 0.791ns (10.022%)  route 7.102ns (89.978%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.206    11.249    cpu/memory_unit/state
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.373 r  cpu/memory_unit/cpu_ram_i_57/O
                         net (fo=32, routed)          1.007    12.380    cpu/memory_unit/cpu_ram_i_57_n_2
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.149    12.529 r  cpu/memory_unit/cpu_ram_i_54/O
                         net (fo=17, routed)          3.889    16.418    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.490    14.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.945    14.030    <hidden>
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -1.952ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 0.791ns (10.610%)  route 6.665ns (89.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.206    11.249    cpu/memory_unit/state
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.373 r  cpu/memory_unit/cpu_ram_i_57/O
                         net (fo=32, routed)          1.007    12.380    cpu/memory_unit/cpu_ram_i_57_n_2
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.149    12.529 r  cpu/memory_unit/cpu_ram_i_54/O
                         net (fo=17, routed)          3.451    15.980    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.488    14.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.009    
                         clock uncertainty           -0.035    14.973    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.945    14.028    <hidden>
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                 -1.952    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.791ns (10.712%)  route 6.593ns (89.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.206    11.249    cpu/memory_unit/state
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.373 r  cpu/memory_unit/cpu_ram_i_57/O
                         net (fo=32, routed)          1.007    12.380    cpu/memory_unit/cpu_ram_i_57_n_2
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.149    12.529 r  cpu/memory_unit/cpu_ram_i_54/O
                         net (fo=17, routed)          3.380    15.909    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.485    14.826    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.945    14.025    <hidden>
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.791ns (11.160%)  route 6.297ns (88.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.206    11.249    cpu/memory_unit/state
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.373 r  cpu/memory_unit/cpu_ram_i_57/O
                         net (fo=32, routed)          1.007    12.380    cpu/memory_unit/cpu_ram_i_57_n_2
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.149    12.529 r  cpu/memory_unit/cpu_ram_i_54/O
                         net (fo=17, routed)          3.084    15.613    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.479    14.820    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.945    14.019    <hidden>
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 0.791ns (11.767%)  route 5.931ns (88.233%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    8.525ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.206    11.249    cpu/memory_unit/state
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.373 r  cpu/memory_unit/cpu_ram_i_57/O
                         net (fo=32, routed)          1.007    12.380    cpu/memory_unit/cpu_ram_i_57_n_2
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.149    12.529 r  cpu/memory_unit/cpu_ram_i_54/O
                         net (fo=17, routed)          2.718    15.247    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.473    14.814    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.945    14.013    <hidden>
  -------------------------------------------------------------------
                         required time                         14.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd/lcd_value_reg[4]_replica_1/CE
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.952ns (12.823%)  route 6.472ns (87.177%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.264    13.555    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.679 r  cpu/memory_unit/lcd_value[31]_i_1/O
                         net (fo=55, routed)          2.272    15.951    lcd/E[0]
    SLICE_X37Y14         FDCE                                         r  lcd/lcd_value_reg[4]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.440    14.781    lcd/CLK
    SLICE_X37Y14         FDCE                                         r  lcd/lcd_value_reg[4]_replica_1/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X37Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.721    lcd/lcd_value_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.225ns  (required time - arrival time)
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd/lcd_value_reg[3]_replica_1/CE
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 0.952ns (12.833%)  route 6.466ns (87.167%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -3.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.264    13.555    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.679 r  cpu/memory_unit/lcd_value[31]_i_1/O
                         net (fo=55, routed)          2.266    15.945    lcd/E[0]
    SLICE_X39Y15         FDCE                                         r  lcd/lcd_value_reg[3]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.439    14.780    lcd/CLK
    SLICE_X39Y15         FDCE                                         r  lcd/lcd_value_reg[3]_replica_1/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.720    lcd/lcd_value_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                 -1.225    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd/lcd_value_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.952ns (12.854%)  route 6.454ns (87.146%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -3.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.264    13.555    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.679 r  cpu/memory_unit/lcd_value[31]_i_1/O
                         net (fo=55, routed)          2.254    15.933    lcd/E[0]
    SLICE_X37Y16         FDCE                                         r  lcd/lcd_value_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.438    14.779    lcd/CLK
    SLICE_X37Y16         FDCE                                         r  lcd/lcd_value_reg[27]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.719    lcd/lcd_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -15.933    
  -------------------------------------------------------------------
                         slack                                 -1.214    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd/lcd_value_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.952ns (12.857%)  route 6.452ns (87.143%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.264    13.555    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.679 r  cpu/memory_unit/lcd_value[31]_i_1/O
                         net (fo=55, routed)          2.252    15.931    lcd/E[0]
    SLICE_X37Y12         FDCE                                         r  lcd/lcd_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441    14.782    lcd/CLK
    SLICE_X37Y12         FDCE                                         r  lcd/lcd_value_reg[14]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.722    lcd/lcd_value_reg[14]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd/lcd_value_reg[14]_replica/CE
                            (rising edge-triggered cell FDCE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.952ns (13.042%)  route 6.348ns (86.958%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -3.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.264    13.555    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.679 r  cpu/memory_unit/lcd_value[31]_i_1/O
                         net (fo=55, routed)          2.147    15.827    lcd/E[0]
    SLICE_X43Y12         FDCE                                         r  lcd/lcd_value_reg[14]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443    14.784    lcd/CLK
    SLICE_X43Y12         FDCE                                         r  lcd/lcd_value_reg[14]_replica/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.724    lcd/lcd_value_reg[14]_replica
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                 -1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu_clk_div/out_clk_reg/Q
                            (clock source 'cpu_clk_div/cpu_clk'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            cpu_clk_div/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@80.000ns - cpu_clk_div/cpu_clk fall@80.000ns)
  Data Path Delay:        0.397ns  (logic 0.045ns (11.328%)  route 0.352ns (88.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 81.959 - 80.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 81.587 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563    81.446    cpu_clk_div/i_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    81.587 f  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.352    81.939    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    81.984 r  cpu_clk_div/out_clk_i_1__0/O
                         net (fo=1, routed)           0.000    81.984    cpu_clk_div/out_clk_i_1__0_n_2
    SLICE_X36Y46         FDRE                                         r  cpu_clk_div/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832    81.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cpu_clk_div/out_clk_reg/C
                         clock pessimism             -0.244    81.715    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    81.807    cpu_clk_div/out_clk_reg
  -------------------------------------------------------------------
                         required time                        -81.807    
                         arrival time                          81.984    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.632%)  route 0.346ns (62.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.563     2.657    cpu/memory_unit/CLK
    SLICE_X46Y9          FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     2.821 r  cpu/memory_unit/iv_memory_data_reg[30]/Q
                         net (fo=1, routed)           0.134     2.955    cpu/memory_unit/iv_memory_data[30]
    SLICE_X46Y9          LUT4 (Prop_lut4_I2_O)        0.045     3.000 r  cpu/memory_unit/cpu_ram_i_24/O
                         net (fo=2, routed)           0.212     3.212    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.006    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.762    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.844%)  route 0.417ns (69.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.561     2.655    cpu/memory_unit/CLK
    SLICE_X47Y12         FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     2.796 r  cpu/memory_unit/iv_memory_data_reg[31]/Q
                         net (fo=1, routed)           0.054     2.850    cpu/memory_unit/iv_memory_data[31]
    SLICE_X46Y12         LUT4 (Prop_lut4_I2_O)        0.045     2.895 r  cpu/memory_unit/cpu_ram_i_23/O
                         net (fo=2, routed)           0.363     3.258    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.006    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.762    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.062%)  route 0.433ns (69.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.562     2.656    cpu/memory_unit/CLK
    SLICE_X43Y7          FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     2.797 r  cpu/memory_unit/iv_memory_data_reg[10]/Q
                         net (fo=1, routed)           0.136     2.933    cpu/memory_unit/iv_memory_data[10]
    SLICE_X43Y7          LUT5 (Prop_lut5_I3_O)        0.045     2.978 r  cpu/memory_unit/cpu_ram_i_44/O
                         net (fo=2, routed)           0.297     3.275    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.879     2.007    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     2.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.347%)  route 0.437ns (67.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.562     2.656    cpu/memory_unit/CLK
    SLICE_X46Y11         FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     2.820 r  cpu/memory_unit/iv_memory_data_reg[25]/Q
                         net (fo=1, routed)           0.134     2.954    cpu/memory_unit/iv_memory_data[25]
    SLICE_X46Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.999 r  cpu/memory_unit/cpu_ram_i_29/O
                         net (fo=2, routed)           0.303     3.302    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.006    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.762    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.811%)  route 0.508ns (73.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.562     2.656    cpu/memory_unit/CLK
    SLICE_X43Y7          FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     2.797 r  cpu/memory_unit/iv_memory_data_reg[12]/Q
                         net (fo=1, routed)           0.219     3.016    cpu/memory_unit/iv_memory_data[12]
    SLICE_X43Y7          LUT5 (Prop_lut5_I3_O)        0.045     3.061 r  cpu/memory_unit/cpu_ram_i_42/O
                         net (fo=2, routed)           0.289     3.350    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.879     2.007    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     2.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.972%)  route 0.488ns (70.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.562     2.656    cpu/memory_unit/CLK
    SLICE_X46Y11         FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     2.820 r  cpu/memory_unit/iv_memory_data_reg[26]/Q
                         net (fo=1, routed)           0.179     2.999    cpu/memory_unit/iv_memory_data[26]
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.045     3.044 r  cpu/memory_unit/cpu_ram_i_28/O
                         net (fo=2, routed)           0.309     3.353    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.006    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.762    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.905%)  route 0.490ns (70.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.564     2.658    cpu/memory_unit/CLK
    SLICE_X46Y6          FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     2.822 r  cpu/memory_unit/iv_memory_data_reg[8]/Q
                         net (fo=1, routed)           0.162     2.984    cpu/memory_unit/iv_memory_data[8]
    SLICE_X46Y6          LUT5 (Prop_lut5_I3_O)        0.045     3.029 r  cpu/memory_unit/cpu_ram_i_46/O
                         net (fo=5, routed)           0.328     3.357    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.879     2.007    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.296     2.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.750%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.566     2.660    cpu/memory_unit/CLK
    SLICE_X49Y3          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     2.801 r  cpu/memory_unit/iv_data_in_reg[0]/Q
                         net (fo=3, routed)           0.216     3.017    cpu/memory_unit/iv_data_in[0]
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.045     3.062 r  cpu/memory_unit/cpu_ram_i_22/O
                         net (fo=17, routed)          0.184     3.246    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.879     2.007    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.946    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 cpu/memory_unit/iv_memory_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - cpu_clk_div/cpu_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.327%)  route 0.521ns (73.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.563     2.657    cpu/memory_unit/CLK
    SLICE_X44Y7          FDRE                                         r  cpu/memory_unit/iv_memory_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     2.798 r  cpu/memory_unit/iv_memory_data_reg[19]/Q
                         net (fo=1, routed)           0.173     2.971    cpu/memory_unit/iv_memory_data[19]
    SLICE_X44Y7          LUT4 (Prop_lut4_I2_O)        0.045     3.016 r  cpu/memory_unit/cpu_ram_i_35/O
                         net (fo=2, routed)           0.348     3.364    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.006    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.762    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  1.306    





---------------------------------------------------------------------------------------------------
From Clock:  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  To Clock:  ext_pll_in

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 4.162ns (55.824%)  route 3.294ns (44.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009    10.388 f  graphics_engine/addrb0/P[15]
                         net (fo=23, routed)          2.567    12.955    <hidden>
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.153    13.108 r  <hidden>
                         net (fo=1, routed)           0.727    13.834    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.488    14.829    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.009    
                         clock uncertainty           -0.035    14.973    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    14.327    <hidden>
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 4.009ns (53.457%)  route 3.490ns (46.543%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009    10.388 r  graphics_engine/addrb0/P[3]
                         net (fo=15, routed)          3.490    13.878    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.481    14.822    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.400    <hidden>
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 4.133ns (55.066%)  route 3.373ns (44.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    10.388 f  graphics_engine/addrb0/P[17]
                         net (fo=16, routed)          1.832    12.220    <hidden>
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.124    12.344 r  <hidden>
                         net (fo=2, routed)           1.541    13.884    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.490    14.831    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.532    <hidden>
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 4.161ns (57.128%)  route 3.123ns (42.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009    10.388 f  graphics_engine/addrb0/P[15]
                         net (fo=23, routed)          1.694    12.082    <hidden>
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.152    12.234 r  <hidden>
                         net (fo=1, routed)           1.429    13.663    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.481    14.822    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.321    <hidden>
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 4.133ns (58.354%)  route 2.950ns (41.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009    10.388 f  graphics_engine/addrb0/P[15]
                         net (fo=23, routed)          1.955    12.343    <hidden>
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.467 r  <hidden>
                         net (fo=1, routed)           0.994    13.462    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.491    14.832    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.533    <hidden>
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 4.009ns (57.983%)  route 2.905ns (42.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009    10.388 r  graphics_engine/addrb0/P[3]
                         net (fo=15, routed)          2.905    13.293    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.486    14.827    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.405    <hidden>
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 4.161ns (61.126%)  route 2.646ns (38.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    10.388 r  graphics_engine/addrb0/P[17]
                         net (fo=16, routed)          1.864    12.252    <hidden>
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.152    12.404 r  <hidden>
                         net (fo=2, routed)           0.783    13.186    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.484    14.825    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.318    <hidden>
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 4.133ns (59.632%)  route 2.798ns (40.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009    10.388 f  graphics_engine/addrb0/P[18]
                         net (fo=16, routed)          1.918    12.306    <hidden>
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124    12.430 r  <hidden>
                         net (fo=1, routed)           0.880    13.310    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.486    14.827    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.528    <hidden>
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 4.009ns (59.137%)  route 2.770ns (40.863%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009    10.388 r  graphics_engine/addrb0/P[4]
                         net (fo=15, routed)          2.770    13.158    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.481    14.822    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.400    <hidden>
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 4.009ns (59.421%)  route 2.738ns (40.579%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.842     6.379    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009    10.388 r  graphics_engine/addrb0/P[10]
                         net (fo=15, routed)          2.738    13.126    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.481    14.822    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.400    <hidden>
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                            (clock source 'graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            graphics_engine/display_driver/pixelClockDivider/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@10.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 fall@10.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.545%)  route 0.643ns (93.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 11.955 - 10.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 11.583 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559    11.442    graphics_engine/display_driver/pixelClockDivider/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141    11.583 f  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.643    12.226    graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045    12.271 r  graphics_engine/display_driver/pixelClockDivider/out_clk_i_1/O
                         net (fo=1, routed)           0.000    12.271    graphics_engine/display_driver/pixelClockDivider/out_clk_i_1_n_2
    SLICE_X51Y18         FDRE                                         r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828    11.955    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE                                         r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/C
                         clock pessimism             -0.244    11.711    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091    11.802    graphics_engine/display_driver/pixelClockDivider/out_clk_reg
  -------------------------------------------------------------------
                         required time                        -11.802    
                         arrival time                          12.271    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.718%)  route 0.293ns (30.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[1]
                         net (fo=15, routed)          0.293     2.966    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.646%)  route 0.294ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[2]
                         net (fo=15, routed)          0.294     2.967    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.597%)  route 0.294ns (30.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[11]
                         net (fo=15, routed)          0.294     2.968    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.592%)  route 0.294ns (30.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[4]
                         net (fo=15, routed)          0.294     2.968    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.573%)  route 0.295ns (30.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[9]
                         net (fo=15, routed)          0.295     2.968    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.532%)  route 0.295ns (30.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[0]
                         net (fo=15, routed)          0.295     2.969    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.521%)  route 0.295ns (30.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[14]
                         net (fo=15, routed)          0.295     2.969    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.674ns (66.433%)  route 0.341ns (33.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[6]
                         net (fo=15, routed)          0.341     3.014    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.995    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.751    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 graphics_engine/addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.674ns (66.446%)  route 0.340ns (33.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.417     2.000    graphics_engine/pixelClock
    DSP48_X1Y8           DSP48E1                                      r  graphics_engine/addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     2.674 r  graphics_engine/addrb0/P[13]
                         net (fo=15, routed)          0.340     3.014    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.992    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.244     1.748    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  1.083    





---------------------------------------------------------------------------------------------------
From Clock:  lcd/mux/selectClockDivider/out_clk
  To Clock:  ext_pll_in

Setup :            0  Failing Endpoints,  Worst Slack        5.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.773ns (32.485%)  route 1.607ns (67.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.607     8.721    lcd/mux/counter0/select_signal[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.016 r  lcd/mux/counter0/o_anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.016    lcd/mux/counter0_n_5
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    14.948    lcd/mux/o_anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.593%)  route 1.599ns (67.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.599     8.713    lcd/mux/counter0/select_signal[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.008 r  lcd/mux/counter0/o_anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.008    lcd/mux/counter0_n_4
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.031    14.950    lcd/mux/o_anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.799ns (33.214%)  route 1.607ns (66.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 f  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.607     8.721    lcd/mux/counter0/select_signal[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.321     9.042 r  lcd/mux/counter0/o_anode_select[3]_i_1/O
                         net (fo=1, routed)           0.000     9.042    lcd/mux/counter0_n_2
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.075    14.994    lcd/mux/o_anode_select_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.801ns (33.380%)  route 1.599ns (66.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 f  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.599     8.713    lcd/mux/counter0/select_signal[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.323     9.036 r  lcd/mux/counter0/o_anode_select[2]_i_1/O
                         net (fo=1, routed)           0.000     9.036    lcd/mux/counter0_n_3
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.075    14.994    lcd/mux/o_anode_select_reg[2]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.773ns (32.440%)  route 1.610ns (67.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.610     8.725    lcd/mux/select_signal[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I3_O)        0.295     9.020 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     9.020    lcd/mux/o_signal[7]_i_1_n_2
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.432    14.773    lcd/mux/CLK
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.077    14.995    lcd/mux/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.773ns (34.573%)  route 1.463ns (65.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.463     8.577    lcd/mux/select_signal[1]
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.295     8.872 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     8.872    lcd/mux/o_signal[4]_i_1_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.031    14.950    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.773ns (39.341%)  route 1.192ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.192     8.306    lcd/mux/select_signal[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.295     8.601 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     8.601    lcd/mux/o_signal[5]_i_1_n_2
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/mux/CLK
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.081    15.001    lcd/mux/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.642ns (33.744%)  route 1.261ns (66.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     7.155 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          1.261     8.415    lcd/mux/select_signal[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.539 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     8.539    lcd/mux/o_signal[3]_i_1_n_2
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.029    14.948    lcd/mux/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.773ns (41.883%)  route 1.073ns (58.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          1.073     8.187    lcd/mux/select_signal[1]
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.295     8.482 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     8.482    lcd/mux/o_signal[2]_i_1_n_2
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.433    14.774    lcd/mux/CLK
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.079    14.998    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_pll_in rise@10.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.773ns (48.712%)  route 0.814ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.561     5.082    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           1.098     6.637    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478     7.115 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.814     7.928    lcd/mux/select_signal[1]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.295     8.223 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     8.223    lcd/mux/o_signal[1]_i_1_n_2
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.434    14.775    lcd/mux/CLK
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[1]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.029    14.949    lcd/mux/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 lcd/mux/selectClockDivider/out_clk_reg/Q
                            (clock source 'lcd/mux/selectClockDivider/out_clk'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/selectClockDivider/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.045ns (11.162%)  route 0.358ns (88.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.358     1.941    lcd/mux/selectClockDivider/out_clk
    SLICE_X28Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  lcd/mux/selectClockDivider/out_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.986    lcd/mux/selectClockDivider/out_clk_i_1__1_n_2
    SLICE_X28Y14         FDRE                                         r  lcd/mux/selectClockDivider/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.828     1.955    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE                                         r  lcd/mux/selectClockDivider/out_clk_reg/C
                         clock pessimism             -0.244     1.711    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.091     1.802    lcd/mux/selectClockDivider/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.613%)  route 0.174ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.174     2.357    lcd/mux/select_signal[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.402 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     2.402    lcd/mux/o_signal[6]_i_1_n_2
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.821     1.948    lcd/mux/CLK
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[6]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.092     1.796    lcd/mux/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.176%)  route 0.150ns (37.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.148     2.167 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.150     2.317    lcd/mux/select_signal[1]
    SLICE_X35Y19         LUT5 (Prop_lut5_I2_O)        0.098     2.415 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.415    lcd/mux/o_signal[0]_i_1_n_2
    SLICE_X35Y19         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.821     1.948    lcd/mux/CLK
    SLICE_X35Y19         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.091     1.795    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.738%)  route 0.248ns (54.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.248     2.431    lcd/mux/select_signal[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.045     2.476 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     2.476    lcd/mux/o_signal[5]_i_1_n_2
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.822     1.949    lcd/mux/CLK
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121     1.826    lcd/mux/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.330%)  route 0.262ns (55.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.262     2.446    lcd/mux/select_signal[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.491 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     2.491    lcd/mux/o_signal[2]_i_1_n_2
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism             -0.244     1.703    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.121     1.824    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.681%)  route 0.269ns (56.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.269     2.453    lcd/mux/select_signal[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.045     2.498 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     2.498    lcd/mux/o_signal[7]_i_1_n_2
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.819     1.946    lcd/mux/CLK
    SLICE_X34Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/C
                         clock pessimism             -0.244     1.702    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.120     1.822    lcd/mux/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.050%)  route 0.245ns (53.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.245     2.428    lcd/mux/select_signal[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.473 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     2.473    lcd/mux/o_signal[1]_i_1_n_2
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.821     1.948    lcd/mux/CLK
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[1]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.091     1.795    lcd/mux/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.212ns (37.071%)  route 0.360ns (62.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.360     2.543    lcd/mux/counter0/select_signal[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.048     2.591 r  lcd/mux/counter0/o_anode_select[3]_i_1/O
                         net (fo=1, routed)           0.000     2.591    lcd/mux/counter0_n_2
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
                         clock pessimism             -0.244     1.703    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.107     1.810    lcd/mux/o_anode_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.213ns (37.116%)  route 0.361ns (62.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.361     2.544    lcd/mux/counter0/select_signal[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.049     2.593 r  lcd/mux/counter0/o_anode_select[2]_i_1/O
                         net (fo=1, routed)           0.000     2.593    lcd/mux/counter0_n_3
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
                         clock pessimism             -0.244     1.703    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.107     1.810    lcd/mux/o_anode_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd/mux/selectClockDivider/out_clk  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            lcd/mux/o_anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_pll_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_pll_in rise@0.000ns - lcd/mux/selectClockDivider/out_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.675%)  route 0.361ns (63.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd/mux/selectClockDivider/out_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    lcd/mux/selectClockDivider/CLK
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/selectClockDivider/out_clk_reg/Q
                         net (fo=3, routed)           0.436     2.019    lcd/mux/counter0/out_clk
    SLICE_X30Y19         FDRE                                         r  lcd/mux/counter0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     2.183 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.361     2.544    lcd/mux/counter0/select_signal[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.045     2.589 r  lcd/mux/counter0/o_anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     2.589    lcd/mux/counter0_n_4
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.820     1.947    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
                         clock pessimism             -0.244     1.703    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092     1.795    lcd/mux/o_anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.794    





---------------------------------------------------------------------------------------------------
From Clock:  ext_pll_in
  To Clock:  cpu_clk_div/cpu_clk

Setup :          208  Failing Endpoints,  Worst Slack       -2.026ns,  Total Violation     -109.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.632ns  (logic 2.726ns (18.630%)  route 11.906ns (81.370%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.013   168.092    cpu/memory_unit/ex_pc_load
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.150   168.242 r  cpu/memory_unit/o_instruction[0]_i_1/O
                         net (fo=1, routed)           1.524   169.767    cpu/instruction_fetch_unit/D[0]
    SLICE_X41Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X41Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[0]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X41Y2          FDPE (Setup_fdpe_C_D)       -0.271   167.741    cpu/instruction_fetch_unit/o_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                        167.741    
                         arrival time                        -169.767    
  -------------------------------------------------------------------
                         slack                                 -2.026    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.610ns  (logic 3.728ns (25.517%)  route 10.882ns (74.483%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.411 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   169.411    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   169.745 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000   169.745    cpu/instruction_fetch_unit/o_pc_reg[10]_1[1]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[9]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[9]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.745    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.515ns  (logic 3.633ns (25.030%)  route 10.882ns (74.970%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.411 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   169.411    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   169.650 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000   169.650    cpu/instruction_fetch_unit/o_pc_reg[10]_1[2]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[10]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[10]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.650    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.560ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.499ns  (logic 3.617ns (24.947%)  route 10.882ns (75.053%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.411 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   169.411    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   169.634 r  cpu/ex_stage/o_pc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000   169.634    cpu/instruction_fetch_unit/o_pc_reg[10]_1[0]
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y4          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[8]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y4          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[8]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.634    
  -------------------------------------------------------------------
                         slack                                 -1.560    

Slack (VIOLATED) :        -1.557ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.496ns  (logic 3.614ns (24.931%)  route 10.882ns (75.069%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   169.631 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000   169.631    cpu/instruction_fetch_unit/o_pc_reg[7]_0[1]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[5]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.631    
  -------------------------------------------------------------------
                         slack                                 -1.557    

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.475ns  (logic 3.593ns (24.822%)  route 10.882ns (75.178%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   169.610 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000   169.610    cpu/instruction_fetch_unit/o_pc_reg[7]_0[3]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[7]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[7]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.610    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.401ns  (logic 3.519ns (24.436%)  route 10.882ns (75.564%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   169.536 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000   169.536    cpu/instruction_fetch_unit/o_pc_reg[7]_0[2]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[6]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[6]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.536    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        14.385ns  (logic 3.503ns (24.352%)  route 10.882ns (75.648%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 f  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.034   168.113    cpu/ex_stage/ex_pc_load
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124   168.237 r  cpu/ex_stage/o_pc[0]_i_3/O
                         net (fo=1, routed)           0.479   168.717    cpu/ex_stage/o_pc[0]_i_3_n_2
    SLICE_X45Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   169.297 r  cpu/ex_stage/o_pc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   169.297    cpu/ex_stage/o_pc_reg[0]_i_2_n_2
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   169.520 r  cpu/ex_stage/o_pc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000   169.520    cpu/instruction_fetch_unit/o_pc_reg[7]_0[0]
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_D)        0.062   168.074    cpu/instruction_fetch_unit/o_pc_reg[4]
  -------------------------------------------------------------------
                         required time                        168.074    
                         arrival time                        -169.520    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.345ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        13.809ns  (logic 2.693ns (19.502%)  route 11.116ns (80.498%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.100   168.180    cpu/memory_unit/ex_pc_load
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.117   168.297 r  cpu/memory_unit/o_pc[0]_i_1/O
                         net (fo=11, routed)          0.647   168.943    cpu/instruction_fetch_unit/o_pc_reg[10]_0
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[4]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_CE)      -0.413   167.599    cpu/instruction_fetch_unit/o_pc_reg[4]
  -------------------------------------------------------------------
                         required time                        167.599    
                         arrival time                        -168.943    
  -------------------------------------------------------------------
                         slack                                 -1.345    

Slack (VIOLATED) :        -1.345ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_div/cpu_clk rise@160.000ns - ext_pll_in rise@150.000ns)
  Data Path Delay:        13.809ns  (logic 2.693ns (19.502%)  route 11.116ns (80.498%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 167.867 - 160.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 155.135 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   153.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   153.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.614   155.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882   156.017 f  <hidden>
                         net (fo=3, routed)           1.755   157.772    cpu/memory_unit/doutb[7]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.124   157.896 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           1.452   159.348    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124   159.472 f  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=23, routed)          1.304   160.776    cpu/ex_stage/mem_rd_output[15]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.118   160.894 f  cpu/ex_stage/iv_memory_data[15]_i_1/O
                         net (fo=7, routed)           1.005   161.899    cpu/ex_stage/iv_rs2_reg[31]_0[15]
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326   162.225 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_105/O
                         net (fo=2, routed)           1.019   163.244    cpu/ex_stage/iv_control_signal_reg[alu]_i_105_n_2
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   163.640 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81/CO[3]
                         net (fo=1, routed)           0.000   163.640    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_81_n_2
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.757 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41/CO[3]
                         net (fo=1, routed)           0.000   163.757    cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_41_n_2
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   163.874 r  cpu/ex_stage/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.265   165.139    cpu/ex_stage/data5
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124   165.263 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_8/O
                         net (fo=1, routed)           0.546   165.809    cpu/ex_stage/iv_control_signal_reg[alu]_i_8_n_2
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124   165.933 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_5/O
                         net (fo=1, routed)           1.022   166.956    cpu/ex_stage/iv_control_signal_reg[alu]_i_5_n_2
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.124   167.079 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_4/O
                         net (fo=209, routed)         1.100   168.180    cpu/memory_unit/ex_pc_load
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.117   168.297 r  cpu/memory_unit/o_pc[0]_i_1/O
                         net (fo=11, routed)          0.647   168.943    cpu/instruction_fetch_unit/o_pc_reg[10]_0
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  i_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445   164.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   165.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402   165.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.095   165.651 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514   166.165    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.254   166.419 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          1.448   167.867    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[5]/C
                         clock pessimism              0.180   168.047    
                         clock uncertainty           -0.035   168.012    
    SLICE_X45Y3          FDPE (Setup_fdpe_C_CE)      -0.413   167.599    cpu/instruction_fetch_unit/o_pc_reg[5]
  -------------------------------------------------------------------
                         required time                        167.599    
                         arrival time                        -168.943    
  -------------------------------------------------------------------
                         slack                                 -1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.249ns (11.594%)  route 1.899ns (88.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.899     3.587    cpu/memory_unit/douta[30]
    SLICE_X47Y6          LUT4 (Prop_lut4_I2_O)        0.045     3.632 r  cpu/memory_unit/o_instruction[30]_i_1/O
                         net (fo=1, routed)           0.000     3.632    cpu/instruction_fetch_unit/D[30]
    SLICE_X47Y6          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.834     3.575    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X47Y6          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[30]/C
                         clock pessimism             -0.244     3.331    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.107     3.438    cpu/instruction_fetch_unit/o_instruction_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.249ns (11.663%)  route 1.886ns (88.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.886     3.574    cpu/memory_unit/douta[25]
    SLICE_X47Y9          LUT4 (Prop_lut4_I2_O)        0.045     3.619 r  cpu/memory_unit/o_instruction[25]_i_1/O
                         net (fo=1, routed)           0.000     3.619    cpu/instruction_fetch_unit/D[25]
    SLICE_X47Y9          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X47Y9          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[25]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.092     3.422    cpu/instruction_fetch_unit/o_instruction_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.247ns (11.383%)  route 1.923ns (88.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.485    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.689 r  <hidden>
                         net (fo=1, routed)           1.923     3.612    cpu/memory_unit/douta[4]
    SLICE_X43Y3          LUT4 (Prop_lut4_I3_O)        0.043     3.655 r  cpu/memory_unit/o_instruction[4]_i_1/O
                         net (fo=1, routed)           0.000     3.655    cpu/instruction_fetch_unit/D[4]
    SLICE_X43Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X43Y3          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[4]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X43Y3          FDPE (Hold_fdpe_C_D)         0.107     3.437    cpu/instruction_fetch_unit/o_instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.249ns (11.471%)  route 1.922ns (88.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.485    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.689 r  <hidden>
                         net (fo=1, routed)           1.922     3.611    cpu/memory_unit/douta[1]
    SLICE_X44Y2          LUT4 (Prop_lut4_I3_O)        0.045     3.656 r  cpu/memory_unit/o_instruction[1]_i_1/O
                         net (fo=1, routed)           0.000     3.656    cpu/instruction_fetch_unit/D[1]
    SLICE_X44Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.835     3.576    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X44Y2          FDPE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[1]/C
                         clock pessimism             -0.244     3.332    
    SLICE_X44Y2          FDPE (Hold_fdpe_C_D)         0.092     3.424    cpu/instruction_fetch_unit/o_instruction_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.249ns (11.467%)  route 1.922ns (88.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.922     3.611    cpu/memory_unit/douta[31]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.045     3.656 r  cpu/memory_unit/o_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     3.656    cpu/instruction_fetch_unit/D[31]
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[31]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.092     3.422    cpu/instruction_fetch_unit/o_instruction_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.249ns (11.428%)  route 1.930ns (88.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.930     3.618    cpu/memory_unit/douta[19]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.045     3.663 r  cpu/memory_unit/o_instruction[19]_i_1/O
                         net (fo=1, routed)           0.000     3.663    cpu/instruction_fetch_unit/D[19]
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[19]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.091     3.421    cpu/instruction_fetch_unit/o_instruction_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.247ns (11.166%)  route 1.965ns (88.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.485    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.689 r  <hidden>
                         net (fo=1, routed)           1.965     3.655    cpu/memory_unit/douta[2]
    SLICE_X44Y2          LUT4 (Prop_lut4_I2_O)        0.043     3.698 r  cpu/memory_unit/o_instruction[2]_i_1/O
                         net (fo=1, routed)           0.000     3.698    cpu/instruction_fetch_unit/D[2]
    SLICE_X44Y2          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.835     3.576    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X44Y2          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[2]/C
                         clock pessimism             -0.244     3.332    
    SLICE_X44Y2          FDCE (Hold_fdce_C_D)         0.107     3.439    cpu/instruction_fetch_unit/o_instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.249ns (11.201%)  route 1.974ns (88.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.974     3.663    cpu/memory_unit/douta[29]
    SLICE_X47Y6          LUT4 (Prop_lut4_I2_O)        0.045     3.708 r  cpu/memory_unit/o_instruction[29]_i_1/O
                         net (fo=1, routed)           0.000     3.708    cpu/instruction_fetch_unit/D[29]
    SLICE_X47Y6          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.834     3.575    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X47Y6          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[29]/C
                         clock pessimism             -0.244     3.331    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.092     3.423    cpu/instruction_fetch_unit/o_instruction_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.249ns (11.179%)  route 1.978ns (88.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           1.978     3.667    cpu/memory_unit/douta[21]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.045     3.712 r  cpu/memory_unit/o_instruction[21]_i_1/O
                         net (fo=1, routed)           0.000     3.712    cpu/instruction_fetch_unit/D[21]
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X45Y7          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[21]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.092     3.422    cpu/instruction_fetch_unit/o_instruction_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_instruction_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             cpu_clk_div/cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_div/cpu_clk rise@0.000ns - ext_pll_in rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.249ns (11.141%)  route 1.986ns (88.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.485    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.689 r  <hidden>
                         net (fo=1, routed)           1.986     3.675    cpu/memory_unit/douta[15]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.045     3.720 r  cpu/memory_unit/o_instruction[15]_i_1/O
                         net (fo=1, routed)           0.000     3.720    cpu/instruction_fetch_unit/D[15]
    SLICE_X43Y3          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.060     2.393 r  cpu_clk_div/n_1_2237_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.242     2.635    n_1_2237_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.742 r  n_1_2237_BUFG_inst/O
                         net (fo=43, routed)          0.833     3.574    cpu/instruction_fetch_unit/o_instruction_reg[31]_1
    SLICE_X43Y3          FDCE                                         r  cpu/instruction_fetch_unit/o_instruction_reg[15]/C
                         clock pessimism             -0.244     3.330    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092     3.422    cpu/instruction_fetch_unit/o_instruction_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.298    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            rst_indicator
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 4.978ns (56.898%)  route 3.771ns (43.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.771     5.227    rst_indicator_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.748 r  rst_indicator_OBUF_inst/O
                         net (fo=0)                   0.000     8.748    rst_indicator
    L1                                                                r  rst_indicator (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_source
                            (input port)
  Destination:            clk_indicator
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.971ns (67.456%)  route 2.398ns (32.544%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  clk_source (IN)
                         net (fo=0)                   0.000     0.000    clk_source
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  clk_source_IBUF_inst/O
                         net (fo=3, routed)           2.398     3.853    clk_indicator_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.369 r  clk_indicator_OBUF_inst/O
                         net (fo=0)                   0.000     7.369    clk_indicator
    P1                                                                r  clk_indicator (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_source
                            (input port)
  Destination:            clk_indicator
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.440ns (71.283%)  route 0.580ns (28.717%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  clk_source (IN)
                         net (fo=0)                   0.000     0.000    clk_source
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clk_source_IBUF_inst/O
                         net (fo=3, routed)           0.580     0.803    clk_indicator_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.020 r  clk_indicator_OBUF_inst/O
                         net (fo=0)                   0.000     2.020    clk_indicator
    P1                                                                r  clk_indicator (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            rst_indicator
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.447ns (53.297%)  route 1.268ns (46.703%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_reset_IBUF_inst/O
                         net (fo=736, routed)         1.268     1.492    rst_indicator_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.714 r  rst_indicator_OBUF_inst/O
                         net (fo=0)                   0.000     2.714    rst_indicator
    L1                                                                r  rst_indicator (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_div/cpu_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.274ns  (logic 4.678ns (38.112%)  route 7.596ns (61.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 r  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 r  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.261    12.168    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.804    13.096    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y6          LUT2 (Prop_lut2_I0_O)        0.116    13.212 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.855    17.067    lcd_enable_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.734    20.801 r  lcd_enable_OBUF_inst/O
                         net (fo=0)                   0.000    20.801    lcd_enable
    E19                                                               r  lcd_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            display_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.573ns  (logic 4.581ns (39.583%)  route 6.992ns (60.417%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.571     8.532    cpu/memory_unit/CLK
    SLICE_X53Y4          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     8.988 f  cpu/memory_unit/iv_data_in_reg[7]/Q
                         net (fo=3, routed)           0.888     9.876    cpu/memory_unit/iv_data_in[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    10.000 r  cpu/memory_unit/ram_enable_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.263    10.263    cpu/memory_unit/ram_enable_OBUF_inst_i_8_n_2
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124    10.387 r  cpu/memory_unit/ram_enable_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.313    10.700    cpu/memory_unit/ram_enable_OBUF_inst_i_5_n_2
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.824 r  cpu/memory_unit/display_enable_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.190    12.014    cpu/memory_unit/display_enable_OBUF_inst_i_3_n_2
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.138 r  cpu/memory_unit/display_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.279    12.417    cpu/memory_unit/display_enable_OBUF_inst_i_2_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.541 r  cpu/memory_unit/display_enable_OBUF_inst_i_1/O
                         net (fo=39, routed)          4.059    16.600    display_enable_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    20.104 r  display_enable_OBUF_inst/O
                         net (fo=0)                   0.000    20.104    display_enable
    U16                                                               r  display_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ram_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 4.329ns (41.501%)  route 6.102ns (58.499%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.566     8.527    cpu/memory_unit/CLK
    SLICE_X48Y12         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     8.983 f  cpu/memory_unit/iv_data_in_reg[28]/Q
                         net (fo=2, routed)           0.870     9.853    cpu/memory_unit/iv_data_in[28]
    SLICE_X47Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.977 f  cpu/memory_unit/ram_enable_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806    10.783    cpu/memory_unit/ram_enable_OBUF_inst_i_6_n_2
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.907 f  cpu/memory_unit/ram_enable_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.302    12.208    cpu/memory_unit/ram_enable_OBUF_inst_i_3_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.124    12.332 r  cpu/memory_unit/ram_enable_OBUF_inst_i_1/O
                         net (fo=5, routed)           3.125    15.457    ram_enable_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    18.958 r  ram_enable_OBUF_inst/O
                         net (fo=0)                   0.000    18.958    ram_enable
    U19                                                               r  ram_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            mmu_we
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 4.151ns (43.776%)  route 5.331ns (56.224%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.086    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.478     6.021    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.145 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.865    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.961 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.564     8.525    cpu/memory_unit/CLK
    SLICE_X42Y9          FDCE                                         r  cpu/memory_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     9.043 r  cpu/memory_unit/state_reg/Q
                         net (fo=49, routed)          2.165    11.208    cpu/memory_unit/state
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.124    11.332 r  cpu/memory_unit/mmu_we_OBUF_inst_i_1/O
                         net (fo=5, routed)           3.166    14.498    mmu_we_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    18.007 r  mmu_we_OBUF_inst/O
                         net (fo=0)                   0.000    18.007    mmu_we
    V19                                                               r  mmu_we (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ram_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.411ns (54.173%)  route 1.194ns (45.827%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.566     2.660    cpu/memory_unit/CLK
    SLICE_X52Y6          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164     2.824 f  cpu/memory_unit/iv_data_in_reg[15]/Q
                         net (fo=5, routed)           0.199     3.023    cpu/memory_unit/iv_data_in[15]
    SLICE_X49Y4          LUT5 (Prop_lut5_I2_O)        0.045     3.068 r  cpu/memory_unit/ram_enable_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.995     4.063    ram_enable_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     5.265 r  ram_enable_OBUF_inst/O
                         net (fo=0)                   0.000     5.265    ram_enable
    U19                                                               r  ram_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[iop]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            mmu_we
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.419ns (53.575%)  route 1.230ns (46.425%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.564     2.658    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[iop]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164     2.822 r  cpu/memory_unit/iv_control_signal_reg[iop]/Q
                         net (fo=13, routed)          0.175     2.997    cpu/memory_unit/iv_control_signal_reg[iop_n_2_]
    SLICE_X42Y2          LUT3 (Prop_lut3_I2_O)        0.045     3.042 r  cpu/memory_unit/mmu_we_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.054     4.097    mmu_we_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     5.307 r  mmu_we_OBUF_inst/O
                         net (fo=0)                   0.000     5.307    mmu_we
    V19                                                               r  mmu_we (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.428ns  (logic 1.554ns (45.315%)  route 1.875ns (54.685%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.566     2.660    cpu/memory_unit/CLK
    SLICE_X52Y5          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.164     2.824 r  cpu/memory_unit/iv_data_in_reg[14]/Q
                         net (fo=5, routed)           0.137     2.961    cpu/memory_unit/iv_data_in[14]
    SLICE_X49Y5          LUT6 (Prop_lut6_I3_O)        0.045     3.006 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.349     3.355    cpu/memory_unit/lcd_enable_OBUF_inst_i_2_n_2
    SLICE_X42Y6          LUT2 (Prop_lut2_I0_O)        0.048     3.403 r  cpu/memory_unit/lcd_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.389     4.792    lcd_enable_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.297     6.089 r  lcd_enable_OBUF_inst/O
                         net (fo=0)                   0.000     6.089    lcd_enable
    E19                                                               r  lcd_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            display_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.460ns (42.166%)  route 2.002ns (57.834%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.446    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.170     1.757    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.068    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.094 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.566     2.660    cpu/memory_unit/CLK
    SLICE_X52Y5          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.164     2.824 f  cpu/memory_unit/iv_data_in_reg[14]/Q
                         net (fo=5, routed)           0.333     3.157    cpu/memory_unit/iv_data_in[14]
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.045     3.202 r  cpu/memory_unit/display_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.097     3.299    cpu/memory_unit/display_enable_OBUF_inst_i_2_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.045     3.344 r  cpu/memory_unit/display_enable_OBUF_inst_i_1/O
                         net (fo=39, routed)          1.573     4.916    display_enable_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     6.122 r  display_enable_OBUF_inst/O
                         net (fo=0)                   0.000     6.122    display_enable
    U16                                                               r  display_enable (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_pll_in
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 3.989ns (57.191%)  route 2.986ns (42.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X28Y32         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.459    10.537 r  graphics_engine/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           2.986    13.524    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.054 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.054    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 3.964ns (58.932%)  route 2.763ns (41.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X28Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           2.763    13.298    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.803 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.803    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_10/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 3.978ns (60.008%)  route 2.651ns (39.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X29Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           2.651    13.187    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.706 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.706    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_11/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.983ns (60.554%)  route 2.595ns (39.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X29Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           2.595    13.130    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.654 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.654    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 3.961ns (61.038%)  route 2.529ns (38.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X29Y31         FDRE                                         r  graphics_engine/red_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]/Q
                         net (fo=1, routed)           2.529    13.064    blue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.566 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.566    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.988ns (61.676%)  route 2.478ns (38.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X28Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           2.478    13.013    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.542 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.542    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_9/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 3.983ns (61.885%)  route 2.453ns (38.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X28Y32         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.459    10.537 r  graphics_engine/red_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           2.453    12.990    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.514 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.514    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 3.984ns (61.988%)  route 2.443ns (38.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X28Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           2.443    12.978    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.503 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.503    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 3.980ns (62.123%)  route 2.427ns (37.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X28Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           2.427    12.962    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.483 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.483    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 3.978ns (62.421%)  route 2.395ns (37.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X28Y32         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.459    10.537 r  graphics_engine/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.395    12.932    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.451 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.451    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.370ns (65.941%)  route 0.707ns (34.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X34Y20         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  lcd/mux/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.707     2.308    segement_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.513 r  segement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.513    segement[2]
    V5                                                                r  segement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.377ns (63.900%)  route 0.778ns (36.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  lcd/mux/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.778     2.355    segement_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.592 r  segement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.592    segement[4]
    V8                                                                r  segement[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.341ns (60.366%)  route 0.881ns (39.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  lcd/mux/o_anode_select_reg[1]/Q
                         net (fo=1, routed)           0.881     2.458    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.658 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.658    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.340ns (60.277%)  route 0.883ns (39.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    lcd/mux/CLK
    SLICE_X35Y19         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  lcd/mux/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.883     2.461    segement_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.660 r  segement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.660    segement[0]
    V7                                                                r  segement[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.393ns (62.167%)  route 0.848ns (37.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  lcd/mux/o_anode_select_reg[3]/Q
                         net (fo=1, routed)           0.848     2.412    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.677 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.677    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.362ns (60.656%)  route 0.883ns (39.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X35Y20         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  lcd/mux/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.883     2.461    segement_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.681 r  segement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.681    segement[3]
    U5                                                                r  segement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.405ns (62.442%)  route 0.845ns (37.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  lcd/mux/o_anode_select_reg[2]/Q
                         net (fo=1, routed)           0.845     2.409    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.686 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.686    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.371ns (60.861%)  route 0.882ns (39.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    lcd/mux/CLK
    SLICE_X32Y20         FDRE                                         r  lcd/mux/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  lcd/mux/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.882     2.460    segement_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.690 r  segement_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.690    segement[6]
    W6                                                                r  segement[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.345ns (59.280%)  route 0.924ns (40.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.553     1.436    lcd/mux/CLK
    SLICE_X36Y21         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  lcd/mux/o_anode_select_reg[0]/Q
                         net (fo=1, routed)           0.924     2.501    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.705 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.705    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.400ns (60.325%)  route 0.921ns (39.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.555     1.438    lcd/mux/CLK
    SLICE_X34Y18         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  lcd/mux/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.921     2.523    segement_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.759 r  segement_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.759    segement[5]
    U8                                                                r  segement[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 4.555ns (44.221%)  route 5.745ns (55.779%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.744     6.281    graphics_engine/display_driver/pixelClock
    SLICE_X53Y20         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     6.737 f  graphics_engine/display_driver/xCoord_reg[2]/Q
                         net (fo=6, routed)           0.833     7.571    graphics_engine/display_driver/xCoord[2]
    SLICE_X53Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.723 r  graphics_engine/display_driver/xCoord[10]_i_4/O
                         net (fo=4, routed)           0.685     8.408    graphics_engine/display_driver/xCoord[10]_i_4_n_2
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.326     8.734 r  graphics_engine/display_driver/hSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     9.550    graphics_engine/display_driver/hSync_OBUF_inst_i_2_n_2
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.674 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.410    13.084    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    16.581 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    16.581    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.331ns (45.871%)  route 5.111ns (54.129%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.560     5.081    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.572     6.109    graphics_engine/display_driver/pixelClock
    SLICE_X48Y19         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  graphics_engine/display_driver/yCoord_reg[1]/Q
                         net (fo=15, routed)          0.545     7.110    graphics_engine/display_driver/yCoord[1]
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.234 r  graphics_engine/display_driver/vSync_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.497     7.732    graphics_engine/display_driver/vSync_OBUF_inst_i_4_n_2
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.856 r  graphics_engine/display_driver/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.801     8.656    graphics_engine/display_driver/vSync_OBUF_inst_i_2_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.780 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.268    12.049    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    15.552 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    15.552    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.390ns (50.291%)  route 1.374ns (49.709%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.285     1.868    graphics_engine/display_driver/pixelClock
    SLICE_X49Y20         FDRE                                         r  graphics_engine/display_driver/yCoord_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     2.009 r  graphics_engine/display_driver/yCoord_reg[5]/Q
                         net (fo=11, routed)          0.210     2.219    graphics_engine/display_driver/yCoord[5]
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.264 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.164     3.428    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.633 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.633    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.407ns (50.312%)  route 1.389ns (49.688%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.559     1.442    graphics_engine/display_driver/pixelClockDivider/CLK
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q
                         net (fo=24, routed)          0.390     1.973    graphics_engine/display_driver/pixelClock
    SLICE_X52Y21         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     2.137 f  graphics_engine/display_driver/xCoord_reg[9]/Q
                         net (fo=4, routed)           0.171     2.309    graphics_engine/display_driver/xCoord[9]
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.354 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.218     3.572    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.769 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.769    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_div/cpu_clk

Max Delay           751 Endpoints
Min Delay           751 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.034ns  (logic 1.580ns (14.320%)  route 9.454ns (85.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.915    11.034    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.453     7.838    cpu/memory_unit/CLK
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_data_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.034ns  (logic 1.580ns (14.320%)  route 9.454ns (85.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.915    11.034    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.453     7.838    cpu/memory_unit/CLK
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_data_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.034ns  (logic 1.580ns (14.320%)  route 9.454ns (85.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.915    11.034    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.453     7.838    cpu/memory_unit/CLK
    SLICE_X53Y2          FDRE                                         r  cpu/memory_unit/iv_data_in_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_data_in_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.981ns  (logic 1.580ns (14.390%)  route 9.401ns (85.610%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.862    10.981    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X49Y13         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.446     7.831    cpu/memory_unit/CLK
    SLICE_X49Y13         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[22]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_data_in_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.981ns  (logic 1.580ns (14.390%)  route 9.401ns (85.610%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.862    10.981    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X49Y13         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.446     7.831    cpu/memory_unit/CLK
    SLICE_X49Y13         FDRE                                         r  cpu/memory_unit/iv_data_in_reg[29]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_control_signal_reg[iop]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.895ns  (logic 1.580ns (14.504%)  route 9.315ns (85.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.776    10.895    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[iop]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.448     7.833    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[iop]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][0]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.895ns  (logic 1.580ns (14.504%)  route 9.315ns (85.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.776    10.895    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.448     7.833    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.895ns  (logic 1.580ns (14.504%)  route 9.315ns (85.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.776    10.895    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.448     7.833    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][2]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.895ns  (logic 1.580ns (14.504%)  route 9.315ns (85.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.776    10.895    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.448     7.833    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][3]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.895ns  (logic 1.580ns (14.504%)  route 9.315ns (85.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         7.539     8.995    cpu/memory_unit/rst_indicator_OBUF
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  cpu/memory_unit/iv_control_signal[mem]_i_1__0/O
                         net (fo=73, routed)          1.776    10.895    cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_2
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445     4.786    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.402     5.556    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.656 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     6.294    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.385 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         1.448     7.833    cpu/memory_unit/CLK
    SLICE_X42Y2          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[5][27]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.224ns (20.727%)  route 0.858ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.858     1.082    cpu/reg_file/rst_indicator_OBUF
    SLICE_X64Y21         FDCE                                         f  cpu/reg_file/regs_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.854     3.570    cpu/reg_file/CLK
    SLICE_X64Y21         FDCE                                         r  cpu/reg_file/regs_reg[5][27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[9][27]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.224ns (20.199%)  route 0.886ns (79.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.886     1.110    cpu/reg_file/rst_indicator_OBUF
    SLICE_X63Y20         FDCE                                         f  cpu/reg_file/regs_reg[9][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X63Y20         FDCE                                         r  cpu/reg_file/regs_reg[9][27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[14][25]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.224ns (20.120%)  route 0.890ns (79.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.890     1.115    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y20         FDCE                                         f  cpu/reg_file/regs_reg[14][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X62Y20         FDCE                                         r  cpu/reg_file/regs_reg[14][25]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[14][26]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.224ns (20.120%)  route 0.890ns (79.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.890     1.115    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y20         FDCE                                         f  cpu/reg_file/regs_reg[14][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X62Y20         FDCE                                         r  cpu/reg_file/regs_reg[14][26]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[14][27]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.224ns (20.120%)  route 0.890ns (79.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.890     1.115    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y20         FDCE                                         f  cpu/reg_file/regs_reg[14][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X62Y20         FDCE                                         r  cpu/reg_file/regs_reg[14][27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[14][28]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.224ns (20.120%)  route 0.890ns (79.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.890     1.115    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y20         FDCE                                         f  cpu/reg_file/regs_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X62Y20         FDCE                                         r  cpu/reg_file/regs_reg[14][28]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[14][31]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.224ns (20.120%)  route 0.890ns (79.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.890     1.115    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y20         FDCE                                         f  cpu/reg_file/regs_reg[14][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.855     3.571    cpu/reg_file/CLK
    SLICE_X62Y20         FDCE                                         r  cpu/reg_file/regs_reg[14][31]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[7][27]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.224ns (19.223%)  route 0.942ns (80.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.942     1.167    cpu/reg_file/rst_indicator_OBUF
    SLICE_X63Y21         FDCE                                         f  cpu/reg_file/regs_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.854     3.570    cpu/reg_file/CLK
    SLICE_X63Y21         FDCE                                         r  cpu/reg_file/regs_reg[7][27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[6][27]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.224ns (19.151%)  route 0.947ns (80.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.947     1.171    cpu/reg_file/rst_indicator_OBUF
    SLICE_X62Y21         FDCE                                         f  cpu/reg_file/regs_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.854     3.570    cpu/reg_file/CLK
    SLICE_X62Y21         FDCE                                         r  cpu/reg_file/regs_reg[6][27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            cpu/reg_file/regs_reg[1][23]/CLR
                            (removal check against rising-edge clock cpu_clk_div/cpu_clk  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.224ns (19.102%)  route 0.950ns (80.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         0.950     1.174    cpu/reg_file/rst_indicator_OBUF
    SLICE_X63Y19         FDCE                                         f  cpu/reg_file/regs_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_div/cpu_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    cpu_clk_div/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  cpu_clk_div/out_clk_reg/Q
                         net (fo=3, routed)           0.198     2.333    cpu_clk_div/cpu_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.389 r  cpu_clk_div/n_0_1880_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.688    n_0_1880_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.717 r  n_0_1880_BUFG_inst/O
                         net (fo=708, routed)         0.856     3.572    cpu/reg_file/CLK
    SLICE_X63Y19         FDCE                                         r  cpu/reg_file/regs_reg[1][23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ext_pll_in

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[4]_replica_1/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.892ns  (logic 1.456ns (14.721%)  route 8.435ns (85.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.435     9.892    lcd/rst_indicator_OBUF
    SLICE_X37Y14         FDCE                                         f  lcd/lcd_value_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.440     4.781    lcd/CLK
    SLICE_X37Y14         FDCE                                         r  lcd/lcd_value_reg[4]_replica_1/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[5]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.849ns  (logic 1.456ns (14.784%)  route 8.393ns (85.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.393     9.849    lcd/rst_indicator_OBUF
    SLICE_X36Y9          FDCE                                         f  lcd/lcd_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.784    lcd/CLK
    SLICE_X36Y9          FDCE                                         r  lcd/lcd_value_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.845ns  (logic 1.456ns (14.791%)  route 8.389ns (85.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.389     9.845    lcd/rst_indicator_OBUF
    SLICE_X37Y9          FDCE                                         f  lcd/lcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.784    lcd/CLK
    SLICE_X37Y9          FDCE                                         r  lcd/lcd_value_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[4]_replica_3/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.845ns  (logic 1.456ns (14.791%)  route 8.389ns (85.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.389     9.845    lcd/rst_indicator_OBUF
    SLICE_X37Y9          FDCE                                         f  lcd/lcd_value_reg[4]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.784    lcd/CLK
    SLICE_X37Y9          FDCE                                         r  lcd/lcd_value_reg[4]_replica_3/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.812ns  (logic 1.456ns (14.841%)  route 8.355ns (85.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.355     9.812    lcd/rst_indicator_OBUF
    SLICE_X39Y15         FDCE                                         f  lcd/lcd_value_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.439     4.780    lcd/CLK
    SLICE_X39Y15         FDCE                                         r  lcd/lcd_value_reg[3]_replica_1/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[30]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.753ns  (logic 1.456ns (14.930%)  route 8.297ns (85.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.297     9.753    lcd/rst_indicator_OBUF
    SLICE_X37Y13         FDCE                                         f  lcd/lcd_value_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.440     4.781    lcd/CLK
    SLICE_X37Y13         FDCE                                         r  lcd/lcd_value_reg[30]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[31]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.753ns  (logic 1.456ns (14.930%)  route 8.297ns (85.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.297     9.753    lcd/rst_indicator_OBUF
    SLICE_X37Y13         FDCE                                         f  lcd/lcd_value_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.440     4.781    lcd/CLK
    SLICE_X37Y13         FDCE                                         r  lcd/lcd_value_reg[31]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[27]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 1.456ns (15.068%)  route 8.208ns (84.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.208     9.664    lcd/rst_indicator_OBUF
    SLICE_X37Y16         FDCE                                         f  lcd/lcd_value_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.438     4.779    lcd/CLK
    SLICE_X37Y16         FDCE                                         r  lcd/lcd_value_reg[27]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[14]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.605ns  (logic 1.456ns (15.161%)  route 8.149ns (84.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.149     9.605    lcd/rst_indicator_OBUF
    SLICE_X37Y12         FDCE                                         f  lcd/lcd_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441     4.782    lcd/CLK
    SLICE_X37Y12         FDCE                                         r  lcd/lcd_value_reg[14]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[26]/CLR
                            (recovery check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.501ns  (logic 1.456ns (15.326%)  route 8.045ns (84.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         8.045     9.501    lcd/rst_indicator_OBUF
    SLICE_X40Y13         FDCE                                         f  lcd/lcd_value_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.442     4.783    lcd/CLK
    SLICE_X40Y13         FDCE                                         r  lcd/lcd_value_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[3]_replica_2/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.673ns  (logic 0.224ns (6.105%)  route 3.449ns (93.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.449     3.673    lcd/rst_indicator_OBUF
    SLICE_X43Y9          FDCE                                         f  lcd/lcd_value_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    lcd/CLK
    SLICE_X43Y9          FDCE                                         r  lcd/lcd_value_reg[3]_replica_2/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[6]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.676ns  (logic 0.224ns (6.101%)  route 3.451ns (93.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.451     3.676    lcd/rst_indicator_OBUF
    SLICE_X39Y9          FDCE                                         f  lcd/lcd_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    lcd/CLK
    SLICE_X39Y9          FDCE                                         r  lcd/lcd_value_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[4]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.728ns  (logic 0.224ns (6.016%)  route 3.503ns (93.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.503     3.728    lcd/rst_indicator_OBUF
    SLICE_X43Y8          FDCE                                         f  lcd/lcd_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.959    lcd/CLK
    SLICE_X43Y8          FDCE                                         r  lcd/lcd_value_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[14]_replica/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.746ns  (logic 0.224ns (5.987%)  route 3.522ns (94.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.522     3.746    lcd/rst_indicator_OBUF
    SLICE_X43Y12         FDCE                                         f  lcd/lcd_value_reg[14]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X43Y12         FDCE                                         r  lcd/lcd_value_reg[14]_replica/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[20]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.746ns  (logic 0.224ns (5.987%)  route 3.522ns (94.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.522     3.746    lcd/rst_indicator_OBUF
    SLICE_X42Y12         FDCE                                         f  lcd/lcd_value_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X42Y12         FDCE                                         r  lcd/lcd_value_reg[20]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[24]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.746ns  (logic 0.224ns (5.987%)  route 3.522ns (94.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.522     3.746    lcd/rst_indicator_OBUF
    SLICE_X42Y12         FDCE                                         f  lcd/lcd_value_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X42Y12         FDCE                                         r  lcd/lcd_value_reg[24]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[18]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.754ns  (logic 0.224ns (5.974%)  route 3.530ns (94.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.530     3.754    lcd/rst_indicator_OBUF
    SLICE_X41Y12         FDCE                                         f  lcd/lcd_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X41Y12         FDCE                                         r  lcd/lcd_value_reg[18]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[19]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.754ns  (logic 0.224ns (5.974%)  route 3.530ns (94.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.530     3.754    lcd/rst_indicator_OBUF
    SLICE_X41Y12         FDCE                                         f  lcd/lcd_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X41Y12         FDCE                                         r  lcd/lcd_value_reg[19]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[22]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.754ns  (logic 0.224ns (5.974%)  route 3.530ns (94.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.530     3.754    lcd/rst_indicator_OBUF
    SLICE_X41Y12         FDCE                                         f  lcd/lcd_value_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X41Y12         FDCE                                         r  lcd/lcd_value_reg[22]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[21]/CLR
                            (removal check against rising-edge clock ext_pll_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.758ns  (logic 0.224ns (5.967%)  route 3.534ns (94.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_reset_IBUF_inst/O
                         net (fo=736, routed)         3.534     3.758    lcd/rst_indicator_OBUF
    SLICE_X40Y12         FDCE                                         f  lcd/lcd_value_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_pll_in rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    lcd/CLK
    SLICE_X40Y12         FDCE                                         r  lcd/lcd_value_reg[21]/C





