// Seed: 1510108551
module module_0 #(
    parameter id_3 = 32'd56,
    parameter id_4 = 32'd1
) (
    id_1
);
  output wire id_1;
  if (1) begin : LABEL_0
    wire id_2;
  end else begin : LABEL_0
    defparam id_3.id_4 = 1 - 1;
  end
  logic [7:0] id_5 = id_5[1];
  assign id_1 = 1'b0;
  wire id_6;
  tri0 id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
  id_7(
      .id_0(id_2)
  );
endmodule
