# Synthesis
* Timing
* Usage

  hls

  ![image](https://github.com/Kman1016/SocLab/assets/72218646/2910a7fd-97e1-4377-90b3-0c59c20b594f)
  
  verilog

  ![image](https://github.com/Kman1016/SocLab/assets/72218646/5d7610ae-34ce-4bc2-91db-4843afa2d337)

* Power
