<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="output_files/1_1_0.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
    <display_branch instance="auto_signaltap_1" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="false" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2020/06/15 22:50:09  #0">
      <clock name="fpga_top:fpga_top_inst|clk" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="1" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="27" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="35" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="1" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="27" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="35" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="1" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.READY" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|rxwait_next.WRITEREQ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|avalon_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="27" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="35" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="54FD5161" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2020/06/15 23:07:50  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="32" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2020/06/15 23:12:35  #0"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="131008"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_1" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="1" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2020/06/16 09:51:32  #0">
      <clock name="fpga_top:fpga_top_inst|clk" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" tap_mode="classic"/>
          <wire name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="12" type="unknown"/>
          <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="13" type="unknown"/>
          <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="14" type="unknown"/>
          <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" type="unknown"/>
            <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
            <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="50" type="unknown"/>
          <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="51" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="49" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="42" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="32" type="unknown"/>
          </node>
          <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="40" type="unknown"/>
          <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="41" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="24" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="16" type="unknown"/>
          </node>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="15" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="50" type="unknown"/>
          <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="51" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="42" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="32" type="unknown"/>
          </bus>
          <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="40" type="unknown"/>
          <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="41" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="24" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="15" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="50" type="unknown"/>
          <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="51" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="42" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="32" type="unknown"/>
          </bus>
          <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="40" type="unknown"/>
          <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="41" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="24" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="E8455E69" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2020/06/16 13:37:25  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2020/06/16 13:38:54 (0:1:14.4 elapsed)" power_up_mode="false" sample_depth="127" trigger_position="-1">11010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001110100110100011000011000011000010110000101100001000110000110011000010110000111010011010001100001100001100001011000010110000100011000011001100001011000011101001101000110000110000110000101100001011000010001100001100110000101100001</data>
          <extradata>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="10"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65472"/>
    </position_info>
  </instance>
  <global_info>
    <single attribute="active instance" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="113"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <single attribute="sof manager visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,730,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="782,204"/>
  </global_info>
</session>
