sv xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/sim/fpga_bram64.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ipshared/9de5/src/bit24_booth_wallace.v" \
"../../../bd/design_1/ipshared/9de5/src/fsm.v" \
"../../../bd/design_1/ipshared/9de5/src/lmring.v" \
"../../../bd/design_1/ipshared/9de5/src/nbit_csa.v" \
"../../../bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v" \
"../../../bd/design_1/ipshared/9de5/src/nbit_register.v" \
"../../../bd/design_1/ipshared/9de5/src/stage1.v" \
"../../../bd/design_1/ipshared/9de5/src/stage2.v" \
"../../../bd/design_1/ipshared/9de5/src/stage3.v" \
"../../../bd/design_1/ipshared/9de5/src/stage4.v" \
"../../../bd/design_1/ipshared/9de5/src/stage5.v" \
"../../../bd/design_1/ipshared/9de5/src/unit.v" \
"../../../bd/design_1/ipshared/9de5/src/emax6.v" \
"../../../bd/design_1/ip/design_1_emax6_0_0/sim/design_1_emax6_0_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/ip_0/sim/versal_cips_ps_vip_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0_sim.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/sim/bd_70da.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/sim/design_1_versal_cips_0_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/sim/design_1_clk_wizard_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/2b35/hdl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/f9b8/ttcl" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/3cf9/hdl/verilog" --include "../../../../VMK180_32st.gen/sources_1/bd/design_1/ipshared/90ec/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
