# ğŸ–¥ï¸ RISC-V Instruction Analysis

## ğŸ¯ Task 3: Instruction Type Identification and 32-Bit Code Generation

Dive into the world of RISC-V as we explore instruction types and generate 32-bit instruction codes!

### ğŸ§  RISC-V Overview

RISC-V is an open-source instruction set architecture (ISA) that empowers developers to create custom processors. It's built on RISC principles and represents the fifth generation of this innovative concept.

### ğŸ“Š RISC-V Instruction Formats

RISC-V features six powerful instruction formats:

1. R-format ğŸ”´
2. I-format ğŸŸ 
3. S-format ğŸŸ¡
4. B-format ğŸŸ¢
5. U-format ğŸ”µ
6. J-format ğŸŸ£

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/f8e6fd22-79c5-4f6c-b59f-2b38fdb62c0e" alt="RISCV Instruction Types" width="600"/>
</p>

### ğŸ” Detailed Instruction Format Breakdown

<details>
<summary><b>ğŸ”´ R-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/4a17f03e-ae74-4809-a8d9-79924fb8b421" alt="R-type" width="500"/>
</p>

- ğŸ”¹ Used for: Register-to-register operations
- ğŸ”¹ Fields: opcode (7 bits), rd (5 bits), func3 (3 bits), rs1 (5 bits), rs2 (5 bits), func7 (7 bits)
</details>

<details>
<summary><b>ğŸŸ  I-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/4a53f5fa-d55a-4308-8f93-a0f2f9aedba0" alt="I-type" width="500"/>
</p>

- ğŸ”¹ Used for: Immediate and load operations
- ğŸ”¹ Fields: opcode (7 bits), rd (5 bits), func3 (3 bits), rs1 (5 bits), imm[11:0] (12 bits)
</details>

<details>
<summary><b>ğŸŸ¡ S-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/fc9ddedc-4c99-4b6f-9765-c2e8c8e29302" alt="S-type" width="500"/>
</p>

- ğŸ”¹ Used for: Store operations
- ğŸ”¹ Fields: opcode (7 bits), imm[4:0] (5 bits), func3 (3 bits), rs1 (5 bits), rs2 (5 bits), imm[11:5] (7 bits)
</details>

<details>
<summary><b>ğŸŸ¢ B-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/14486f41-f3e4-4c4a-85b0-9acc56be3f46" alt="B-type" width="500"/>
</p>

- ğŸ”¹ Used for: Branching operations
- ğŸ”¹ Fields: opcode (7 bits), imm[11] (1 bit), imm[4:1] (4 bits), func3 (3 bits), rs1 (5 bits), rs2 (5 bits), imm[10:5] (6 bits), imm[12] (1 bit)
</details>

<details>
<summary><b>ğŸ”µ U-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/4f3df58b-8c0c-45c6-ba39-a196547dd38f" alt="U-type" width="500"/>
</p>

- ğŸ”¹ Used for: Upper immediate instructions
- ğŸ”¹ Fields: opcode (7 bits), rd (5 bits), imm[31:12] (20 bits)
</details>

<details>
<summary><b>ğŸŸ£ J-type Instruction</b></summary>

<p align="center">
  <img src="https://github.com/maazm007/vsdsquadron-mini-internship/assets/83294849/5dc9a9be-4048-4a35-a99e-7b4a0075caa0" alt="J-type" width="500"/>
</p>

- ğŸ”¹ Used for: Jump operations
- ğŸ”¹ Fields: opcode (7 bits), rd (5 bits), imm[20|10:1|11|19:12] (20 bits)
</details>

### ğŸ§ª Instruction Analysis

<details>
<summary><b>ğŸ“ ADD r5, r4, r5</b></summary>

- Type: R-type ğŸ”µ
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00101`
- rs1: `00100`
- funct3: `000`
- rd: `00101`
- 32-bit instruction: `0000000 00101 00100 000 00101 0110011`
</details>

<details>
<summary><b>ğŸ“ SUB r5, r5, r4</b></summary>

- Type: R-type ğŸŸ¢
- Opcode: `0110011`
- funct7: `0100000`
- rs2: `00100`
- rs1: `00101`
- funct3: `000`
- rd: `00101`
- 32-bit instruction: `0100000 00100 00101 000 00101 0110011`
</details>

<details>
<summary><b>ğŸ“ AND r4, r5, r5</b></summary>

- Type: R-type ğŸ”´
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00101`
- rs1: `00101`
- funct3: `111`
- rd: `00100`
- 32-bit instruction: `0000000 00101 00101 111 00100 0110011`
</details>

<details>
<summary><b>ğŸ“ OR r8, r4, r5</b></summary>

- Type: R-type ğŸŸ¡
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00101`
- rs1: `00100`
- funct3: `110`
- rd: `01000`
- 32-bit instruction: `0000000 00101 00100 110 01000 0110011`
</details>

<details>
<summary><b>ğŸ“ XOR r8, r5, r4</b></summary>

- Type: R-type ğŸŸ 
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00100`
- rs1: `00101`
- funct3: `100`
- rd: `01000`
- 32-bit instruction: `0000000 00100 00101 100 01000 0110011`
</details>

<details>
<summary><b>ğŸ“ SLT r10, r2, r4</b></summary>

- Type: R-type ğŸŸ£
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00100`
- rs1: `00010`
- funct3: `010`
- rd: `01010`
- 32-bit instruction: `0000000 00100 00010 010 01010 0110011`
</details>

<details>
<summary><b>ğŸ“ ADDI r12, r3, 5</b></summary>

- Type: I-type ğŸŸ¤
- Opcode: `0010011`
- imm: `000000000101`
- rs1: `00011`
- funct3: `000`
- rd: `01100`
- 32-bit instruction: `000000000101 00011 000 01100 0010011`
</details>

<details>
<summary><b>ğŸ“ SW r3, r1, 4</b></summary>

- Type: S-type ğŸ”µ
- Opcode: `0100011`
- imm[11:5]: `0000000`
- rs2: `00011`
- rs1: `00001`
- funct3: `010`
- imm[4:0]: `00100`
- 32-bit instruction: `0000000 00011 00001 010 00100 0100011`
</details>

<details>
<summary><b>ğŸ“ SRL r16, r11, r2</b></summary>

- Type: R-type ğŸŸ¡
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00010`
- rs1: `01011`
- funct3: `101`
- rd: `10000`
- 32-bit instruction: `0000000 00010 01011 101 10000 0110011`
</details>

<details>
<summary><b>ğŸ“ BNE r0, r1, 20</b></summary>

- Type: B-type ğŸ”´
- Opcode: `1100011`
- imm[12|10:5]: `000000`
- rs2: `00001`
- rs1: `00000`
- funct3: `001`
- imm[4:1|11]: `10100`
- 32-bit instruction: `000000 00001 00000 001 0100 1100011`
</details>

<details>
<summary><b>ğŸ“ BEQ r0, r0, 15</b></summary>

- Type: B-type ğŸŸ¢
- Opcode: `1100011`
- imm[12|10:5]: `000000`
- rs2: `00000`
- rs1: `00000`
- funct3: `000`
- imm[4:1|11]: `01110`
- 32-bit instruction: `000000 00000 00000 000 1110 1100011`
</details>

<details>
<summary><b>ğŸ“ LW r13, r11, 2</b></summary>

- Type: I-type ğŸŸ£
- Opcode: `0000011`
- imm: `000000000010`
- rs1: `01011`
- funct3: `010`
- rd: `01101`
- 32-bit instruction: `000000000010 01011 010 01101 0000011`
</details>

<details>
<summary><b>ğŸ“ SLL r15, r11, r2</b></summary>

- Type: R-type ğŸŸ¤
- Opcode: `0110011`
- funct7: `0000000`
- rs2: `00010`
- rs1: `01011`
- funct3: `001`
- rd: `01111`
- 32-bit instruction: `0000000 00010 01011 001 01111 0110011`
</details>

# RISC-V Functional Simulation Experiment

This repository contains the results of a functional simulation experiment using RISC-V Core Verilog Netlist and Testbench. We observed waveforms for various RISC-V instructions.

## ğŸ“š Table of Contents

- [Setup](#setup)
- [Instructions Analyzed](#instructions-analyzed)
- [Simulation Results](#simulation-results)
- [Conclusion](#conclusion)

## ğŸ›  Setup

1. Create a new directory:
   ```
   mkdir risc_v_sim
   cd risc_v_sim
   ```

2. Create Verilog and testbench files:
   ```
   touch rv32i.v rv32i_tb.v
   ```

3. Copy RISC-V core and testbench code from the [reference repository](https://github.com/vinayrayapati/rv32i/).

4. Run simulation:
   ```
   iverilog -o rv32i rv32i.v rv32i_tb.v
   ./rv32i
   ```

5. View waveforms:
   ```
   gtkwave rv32i.vcd
   ```

## ğŸ“‹ Instructions Analyzed

We analyzed the following RISC-V instructions:

1. `ADD r5, r4, r5`
2. `SUB r5, r5, r4`
3. `AND r4, r5, r5`
4. `OR r8, r4, r5`
5. `XOR r8, r5, r4`
6. `SLT r10, r2, r4`
7. `ADDI r12, r3, 5`
8. `SW r3, r1, 4`
9. `SRL r16, r11, r2`
10. `BNE r0, r1, 20`
11. `BEQ r0, r0, 15`
12. `LW r13, r11, 2`
13. `SLL r15, r11, r2`

## ğŸ“Š Simulation Results

steps:

![abc](https://github.com/user-attachments/assets/98787c61-c64e-4de2-80e3-151340ff9f30)

Here are the waveform snapshots of the instructions:

### ADD r5, r4, r5
![1](https://github.com/user-attachments/assets/fb693286-4e82-4075-8192-9cc30d06e2e7)

### SUB r5, r5, r4
![2](https://github.com/user-attachments/assets/92ea514f-c960-4df7-98a8-790662b6dade)

### AND r4, r5, r5
![3](https://github.com/user-attachments/assets/f63b0de8-cdc6-4b2c-a470-905187271f18)

### OR r8, r4, r5
![4](https://github.com/user-attachments/assets/cabfc63f-737c-4240-ae25-56906a5e2cd7)

### XOR r8, r5, r4
![5](https://github.com/user-attachments/assets/c3530335-55eb-4773-9a4d-355cf826be52)

### SLT r10, r2, r4
![6](https://github.com/user-attachments/assets/33fc3b68-058b-4913-8020-69bcfded3051)

### ADDI r12, r3, 5
![7](https://github.com/user-attachments/assets/7d557af8-f2aa-4533-8524-3c8d123c8537)

### SW r3, r1, 4
![8](https://github.com/user-attachments/assets/3bc7d7f1-5130-4e97-97c3-f4d207a0a28c)

### SRL r16, r11, r2
![9](https://github.com/user-attachments/assets/2fdef25d-706e-4bbb-a5a9-67238a243fc9)

### BNE r0, r1, 20
![10](https://github.com/user-attachments/assets/75f0f007-3f2d-4db1-b942-5441bb2f4f75)

### BEQ r0, r0, 15
![11](https://github.com/user-attachments/assets/d1723cc8-6c09-443c-b5fa-63faa085800a)

### LW r13, r11, 2
![12](https://github.com/user-attachments/assets/f271d023-2e7f-4c86-9b81-aa50d34835d8)


## ğŸ” Instruction Encoding Comparison

| Operation | Standard RISC-V ISA | Hardcoded ISA |
|:---------:|:-------------------:|:-------------:|
| ADD r5, r4, r5 | `0x005202b3` | `0x02510280` |
| SUB r5, r5, r4 | `0x404282b3` | `0x02511280` |
| AND r4, r5, r5 | `0x005272b3` | `0x02512200` |
| OR r8, r4, r5  | `0x005264b3` | `0x02514400` |
| XOR r8, r5, r4 | `0x004ac433` | `0x02515400` |
| SLT r10, r2, r4 | `0x0045a533` | `0x02417500` |
| ADDI r12, r3, 5 | `0x00518613` | `0x00518600` |
| SW r3, r1, 4 | `0x0030a223` | `0x00409181` |
| SRL r16, r11, r2 | `0x002d9833` | `0x0025b803` |
| BNE r0, r1, 20 | `0x00101a63` | `0x01401002` |
| BEQ r0, r0, 15 | `0x00000f63` | `0x00f00002` |
| LW r13, r11, 2 | `0x002da683` | `0x0025b681` |
| SLL r15, r11, r2 | `0x002d97b3` | `0x0025b783` |

This table provides a comprehensive comparison between the standard RISC-V ISA encodings and the hardcoded ISA used in the simulation for all the instructions. It clearly shows the differences in instruction representation between the two approaches.

## ğŸ¯ Conclusion

This experiment demonstrated the functional simulation of various RISC-V instructions using a Verilog netlist and testbench. We observed the behavior of each instruction through waveform analysis, providing insights into the RISC-V core's operation.

The comparison between standard RISC-V ISA encoding and the hardcoded ISA used in the simulation highlights the differences in instruction representation, which is crucial for understanding the implementation details of this particular RISC-V core.

---

ğŸ“Œ **Note**: The instruction encodings used in this simulation differ from the standard RISC-V ISA. This is due to custom implementation choices in the reference design. Always refer to the official RISC-V specifications for standard encodings.

<h2 align="center">ğŸ‘¨â€ğŸ“ Basic Details</h2>

<p align="center">
  Name: Phaneendra M V
</p>

<p align="center">
  College: IIIT Banglore
</p>

<p align="center">
  Email: Phaneendra.MV@iiitb.ac.in
</p>

<p align="center">
  GitHub: (https://github.com/Phaneendra01/asic-design-class.git)
</p>

<p align="center">
  LinkedIn: (www.linkedin.com/in/phaneendra-mv)
</p>
