{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741698268613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741698268618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:04:28 2025 " "Processing started: Tue Mar 11 21:04:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741698268618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698268618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698268618 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "10CL006YU256C8G Cyclone 10 LP Cyclone III " "Overriding device family setting Cyclone III -- part 10CL006YU256C8G belongs to device family Cyclone 10 LP" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone III\" " "set_global_assignment -name FAMILY \"Cyclone III\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1741698268732 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698268732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741698268903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741698268903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/count.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698275843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698275843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698275844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698275844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockhjy/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698275846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698275846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741698275917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top_seg_led.v(69) " "Verilog HDL assignment warning at top_seg_led.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275919 "|top_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_seg_led.v(70) " "Verilog HDL assignment warning at top_seg_led.v(70): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275919 "|top_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_seg_led.v(71) " "Verilog HDL assignment warning at top_seg_led.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275920 "|top_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698275930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(32) " "Verilog HDL assignment warning at seg_led.v(32): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(33) " "Verilog HDL assignment warning at seg_led.v(33): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(34) " "Verilog HDL assignment warning at seg_led.v(34): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698275931 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div5\"" {  } { { "../rtl/seg_led.v" "Div5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod6\"" {  } { { "../rtl/seg_led.v" "Mod6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div4\"" {  } { { "../rtl/seg_led.v" "Div4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod5\"" {  } { { "../rtl/seg_led.v" "Mod5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div6\"" {  } { { "../rtl/seg_led.v" "Div6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod7\"" {  } { { "../rtl/seg_led.v" "Mod7" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../rtl/top_seg_led.v" "Mod1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top_seg_led.v" "Div0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/top_seg_led.v" "Mult0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/top_seg_led.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top_seg_led.v" "Div1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../rtl/top_seg_led.v" "Mult1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698276146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741698276146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276178 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_57f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/add_sub_0pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/add_sub_1pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276321 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tam " "Found entity 1: lpm_divide_tam" {  } { { "db/lpm_divide_tam.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_tam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v6f " "Found entity 1: alt_u_div_v6f" {  } { { "db/alt_u_div_v6f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276398 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qim " "Found entity 1: lpm_divide_qim" {  } { { "db/lpm_divide_qim.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_qim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276439 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276447 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8km " "Found entity 1: lpm_divide_8km" {  } { { "db/lpm_divide_8km.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_8km.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div5\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div5 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276537 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_9km.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r9f " "Found entity 1: alt_u_div_r9f" {  } { { "db/alt_u_div_r9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_r9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276638 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276735 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_ckm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_1af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div6\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div6 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276831 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3af " "Found entity 1: alt_u_div_3af" {  } { { "db/alt_u_div_3af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_3af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698276946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698276946 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698276946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uam " "Found entity 1: lpm_divide_uam" {  } { { "db/lpm_divide_uam.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_uam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698276983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698276983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_17f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_17f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_17f " "Found entity 1: alt_u_div_17f" {  } { { "db/alt_u_div_17f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_17f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277024 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698277024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_gkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277126 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698277126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277233 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698277233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bcm " "Found entity 1: lpm_divide_bcm" {  } { { "db/lpm_divide_bcm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_bcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277270 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698277270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rim " "Found entity 1: lpm_divide_rim" {  } { { "db/lpm_divide_rim.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/lpm_divide_rim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698277328 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698277328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dgh " "Found entity 1: add_sub_dgh" {  } { { "db/add_sub_dgh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/add_sub_dgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698277367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698277367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698277369 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 100 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 117 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 20 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/seg_led.v" 26 -1 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741698278277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741698278277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741698280194 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add5~32 " "Logic cell \"Add5~32\"" {  } { { "../rtl/top_seg_led.v" "Add5~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add5~34 " "Logic cell \"Add5~34\"" {  } { { "../rtl/top_seg_led.v" "Add5~34" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[4\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[4\]~28\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[4\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[3\]~30 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[3\]~30\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[3\]~30" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[2\]~32 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_fkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[2\]~32\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[2\]~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[3\]~24 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[3\]~24\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[3\]~24" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[2\]~26 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[2\]~26\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[2\]~26" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[1\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[1\]~28\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[1\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_19_result_int\[1\]~14 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_uim:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_19_result_int\[1\]~14\"" {  } { { "db/alt_u_div_57f.tdf" "add_sub_19_result_int\[1\]~14" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_57f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add6~36 " "Logic cell \"Add6~36\"" {  } { { "../rtl/top_seg_led.v" "Add6~36" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add6~38 " "Logic cell \"Add6~38\"" {  } { { "../rtl/top_seg_led.v" "Add6~38" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_8km:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[2\]~18 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_8km:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[2\]~18\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_22_result_int\[2\]~18" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_q9f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_8km:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[1\]~20 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_8km:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[1\]~20\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_22_result_int\[1\]~20" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_q9f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_tam:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/ClockHJY/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698281178 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1741698281178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741698281452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698281452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4452 " "Implemented 4452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741698281574 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741698281574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4432 " "Implemented 4432 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741698281574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741698281574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741698281590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:04:41 2025 " "Processing ended: Tue Mar 11 21:04:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741698281590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741698281590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741698281590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698281590 ""}
