/*

Xilinx Vivado v2017.4 (64-bit) [Major: 2017, Minor: 4]
SW Build: 2086221 on Fri Dec 15 20:55:39 MST 2017
IP Build: 2085800 on Fri Dec 15 22:25:07 MST 2017

Process ID: 1532
License: Customer

Current time: 	Thu Nov 30 16:04:16 CST 2023
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 20

Screen size: 1707x1067
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 73 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/viadao/Vivado/2017.4/tps/win64/jre
JVM executable location: 	D:/viadao/Vivado/2017.4/tps/win64/jre/bin/java.exe

User name: 	86153
User home directory: C:/Users/86153
User working directory: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/viadao/Vivado
HDI_APPROOT: D:/viadao/Vivado/2017.4
RDI_DATADIR: D:/viadao/Vivado/2017.4/data
RDI_BINDIR: D:/viadao/Vivado/2017.4/bin

Vivado preferences file location: C:/Users/86153/AppData/Roaming/Xilinx/Vivado/2017.4/vivado.xml
Vivado preferences directory: C:/Users/86153/AppData/Roaming/Xilinx/Vivado/2017.4/
Vivado layouts directory: C:/Users/86153/AppData/Roaming/Xilinx/Vivado/2017.4/layouts
PlanAhead jar file location: 	D:/viadao/Vivado/2017.4/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/vivado.log
Vivado journal file location: 	C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/vivado.jou
Engine tmp dir: 	C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/.Xil/Vivado-1532-Sigma

GUI allocated memory:	282 MB
GUI max memory:		3,052 MB
Engine allocated memory: 655 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\86153\Desktop\study\digital logic\proj\DL-kitchen\HDL_Framework\GenshinKitchen.xpr. Version: Vivado v2017.4 
// bs (cj):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 92 MB (+93899kb) [00:00:06]
// [Engine Memory]: 578 MB (+454310kb) [00:00:06]
// [GUI Memory]: 110 MB (+14524kb) [00:00:06]
// [Engine Memory]: 632 MB (+26455kb) [00:00:07]
// [GUI Memory]: 121 MB (+5475kb) [00:00:07]
// Tcl Message: open_project {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/viadao/Vivado/2017.4/data/ip'. 
// Project name: GenshinKitchen; location: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework; part: xc7a35tcsg324-1
dismissDialog("Open Project"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 655 MB. GUI used memory: 42 MB. Current time: 11/30/23 4:04:17 PM CST
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output2 : Led2 (Led2.v)]", 4, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output2 : Led2 (Led2.v)]", 4, false, false, false, false, false, true); // B (D, cj) - Double Click
// [Engine Memory]: 666 MB (+2776kb) [00:00:29]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 10 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 5 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Nov 30 16:04:58 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 16:04:58 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
selectCodeEditor("clock_frequency_divider.v", 179, 328); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 94, 363); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 47, 223); // cd (w, cj)
selectCodeEditor("DemoTop.v", 179, 225); // cd (w, cj)
selectCodeEditor("DemoTop.v", 170, 219); // cd (w, cj)
selectCodeEditor("DemoTop.v", 186, 282); // cd (w, cj)
selectCodeEditor("DemoTop.v", 170, 161); // cd (w, cj)
selectCodeEditor("DemoTop.v", 119, 131); // cd (w, cj)
selectCodeEditor("DemoTop.v", 173, 103); // cd (w, cj)
selectCodeEditor("DemoTop.v", 50, 73); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("clock_frequency_divider.v", 26, 390); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 379, 387); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STEP_COMPLETED
// ah (cj): Implementation Failed: addNotify
// Elapsed time: 32 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (cj)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Design Level, [DRC INBB-3] Black Box Instances: Cell 'output2' of type 'Led2' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.. ]", 7, false); // ah (O, cj)
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Project 1-486] Could not resolve non-primitive black box cell 'Led2' instantiated as 'output2' [C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:59]. ]", 2, false); // ah (O, cj)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Design Level, [DRC INBB-3] Black Box Instances: Cell 'output2' of type 'Led2' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.. ]", 7, false); // ah (O, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output2 : Led2 (Led2.v)]", 4, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output2 : Led2 (Led2.v)]", 4, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Led2.v", 77, 381); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("Led2.v", 209, 401); // cd (w, cj)
selectCodeEditor("Led2.v", 199, 440); // cd (w, cj)
selectCodeEditor("Led2.v", 245, 423); // cd (w, cj)
selectCodeEditor("Led2.v", 265, 403); // cd (w, cj)
selectCodeEditor("Led2.v", 230, 387); // cd (w, cj)
selectCodeEditor("Led2.v", 135, 367); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// x (cj): No Implementation Results Available: addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
dismissDialog("No Implementation Results Available"); // x (cj)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run impl_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 9 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 16:07:16 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 16:07:16 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 72 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bs (cj):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// [Engine Memory]: 708 MB (+8573kb) [00:04:23]
// HMemoryUtils.trashcanNow. Engine heap size: 813 MB. GUI used memory: 46 MB. Current time: 11/30/23 4:08:32 PM CST
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 963 MB. GUI used memory: 46 MB. Current time: 11/30/23 4:08:34 PM CST
// [Engine Memory]: 964 MB (+231947kb) [00:04:26]
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,095 MB (+86709kb) [00:04:27]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Device 21-403] Loading part xc7a35tcsg324-1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/.Xil/Vivado-1532-Sigma/dcp2/DemoTop.xdc] Finished Parsing XDC File [C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/.Xil/Vivado-1532-Sigma/dcp2/DemoTop.xdc] Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1235.652 ; gain = 0.137 
// Tcl Message: Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1235.652 ; gain = 0.137 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// TclEventType: DRC_ADDED
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1372.082 ; gain = 418.918 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 10 seconds
// Elapsed time: 10 seconds
dismissDialog("Open Implemented Design"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 32, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bs (cj)
// RouteApi::initDelayMediator elapsed time: 9.3s
// [Engine Memory]: 1,465 MB (+330843kb) [00:04:38]
// RouteApi: Init Delay Mediator Swing Worker Finished
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cZ, cj)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// [Engine Memory]: 2,051 MB (+537569kb) [00:04:44]
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bs (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,058 MB. GUI used memory: 86 MB. Current time: 11/30/23 4:08:52 PM CST
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 111 seconds
selectCodeEditor("clock_frequency_divider.v", 830, 8); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
// [GUI Memory]: 129 MB (+1583kb) [00:06:48]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 8); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 10, false); // B (D, cj)
// [GUI Memory]: 136 MB (+486kb) [00:06:52]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 10, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("cons.xdc", 350, 161); // cd (w, cj)
selectCodeEditor("cons.xdc", 324, 273); // cd (w, cj)
selectCodeEditor("cons.xdc", 327, 195); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("cons.xdc", 369, 201); // cd (w, cj)
// Elapsed time: 26 seconds
selectCodeEditor("cons.xdc", 328, 341); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 125, 298); // cd (w, cj)
selectCodeEditor("DemoTop.v", 155, 259); // cd (w, cj)
selectCodeEditor("DemoTop.v", 141, 290); // cd (w, cj)
selectCodeEditor("DemoTop.v", 113, 212); // cd (w, cj)
selectCodeEditor("DemoTop.v", 135, 249); // cd (w, cj)
selectCodeEditor("DemoTop.v", 91, 304); // cd (w, cj)
selectCodeEditor("DemoTop.v", 81, 213); // cd (w, cj)
selectCodeEditor("DemoTop.v", 123, 157); // cd (w, cj)
selectCodeEditor("DemoTop.v", 109, 195); // cd (w, cj)
selectCodeEditor("DemoTop.v", 47, 130); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Input_Module.v", 93, 63); // cd (w, cj)
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 2,101 MB. GUI used memory: 88 MB. Current time: 11/30/23 4:13:12 PM CST
// Elapsed time: 186 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 214, 203); // cd (w, cj)
selectCodeEditor("DemoTop.v", 125, 165); // cd (w, cj)
selectCodeEditor("DemoTop.v", 47, 215); // cd (w, cj)
selectCodeEditor("DemoTop.v", 125, 163); // cd (w, cj)
selectCodeEditor("DemoTop.v", 53, 222); // cd (w, cj)
selectCodeEditor("DemoTop.v", 71, 320); // cd (w, cj)
selectCodeEditor("DemoTop.v", 51, 297); // cd (w, cj)
selectCodeEditor("DemoTop.v", 53, 307); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("clock_frequency_divider.v", 113, 306); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 136, 333); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("clock_frequency_divider.v", 4, 339); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 81, 369); // cd (w, cj)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Output_module.v", 74, 348); // cd (w, cj)
selectCodeEditor("Output_module.v", 208, 373); // cd (w, cj)
selectCodeEditor("Output_module.v", 153, 339); // cd (w, cj)
selectCodeEditor("Output_module.v", 124, 352); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectCodeEditor("DemoTop.v", 45, 158); // cd (w, cj)
selectCodeEditor("DemoTop.v", 127, 181); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("clock_frequency_divider.v", 108, 313); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 133, 333); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 100, 371); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
// [GUI Memory]: 143 MB (+268kb) [00:13:57]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 89, 167); // cd (w, cj)
selectCodeEditor("DemoTop.v", 74, 175); // cd (w, cj)
selectCodeEditor("DemoTop.v", 26, 123); // cd (w, cj)
selectCodeEditor("DemoTop.v", 35, 145); // cd (w, cj)
selectCodeEditor("DemoTop.v", 92, 275); // cd (w, cj)
selectCodeEditor("DemoTop.v", 163, 343); // cd (w, cj)
// Elapsed time: 16 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Output_module.v", 150, 312); // cd (w, cj)
selectCodeEditor("Output_module.v", 179, 295); // cd (w, cj)
selectCodeEditor("Output_module.v", 77, 359); // cd (w, cj)
// Elapsed time: 35 seconds
selectCodeEditor("Output_module.v", 174, 392); // cd (w, cj)
selectCodeEditor("Output_module.v", 115, 300); // cd (w, cj)
selectCodeEditor("Output_module.v", 113, 350); // cd (w, cj)
selectCodeEditor("Output_module.v", 313, 330); // cd (w, cj)
selectCodeEditor("Output_module.v", 183, 347); // cd (w, cj)
selectCodeEditor("Output_module.v", 163, 291); // cd (w, cj)
selectCodeEditor("Output_module.v", 109, 302); // cd (w, cj)
selectCodeEditor("Output_module.v", 91, 309); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Input_Module.v", 40, 67); // cd (w, cj)
selectCodeEditor("Input_Module.v", 129, 45); // cd (w, cj)
selectCodeEditor("Input_Module.v", 159, 35); // cd (w, cj)
selectCodeEditor("Input_Module.v", 65, 63); // cd (w, cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// n (cj): Close Hardware Target: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Elapsed time: 43 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 182, 162); // cd (w, cj)
selectCodeEditor("DemoTop.v", 190, 161); // cd (w, cj)
selectCodeEditor("DemoTop.v", 188, 156); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("DemoTop.v", 148, 278); // cd (w, cj)
selectCodeEditor("DemoTop.v", 174, 259); // cd (w, cj)
selectCodeEditor("DemoTop.v", 155, 275); // cd (w, cj)
selectCodeEditor("DemoTop.v", 233, 286); // cd (w, cj)
selectCodeEditor("DemoTop.v", 233, 286); // cd (w, cj)
selectCodeEditor("DemoTop.v", 42, 167); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v), rx : UARTReceiver (UART.v)]", 9, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("UART.v", 180, 258); // cd (w, cj)
selectCodeEditor("UART.v", 198, 315); // cd (w, cj)
selectCodeEditor("UART.v", 171, 277); // cd (w, cj)
selectCodeEditor("UART.v", 259, 246); // cd (w, cj)
selectCodeEditor("UART.v", 155, 234); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// Elapsed time: 10 seconds
selectCodeEditor("DemoTop.v", 126, 281); // cd (w, cj)
selectCodeEditor("DemoTop.v", 176, 277); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 6 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Nov 30 16:22:27 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 32 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectCodeEditor("DemoTop.v", 148, 196); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 32, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// [GUI Memory]: 152 MB (+1834kb) [00:20:15]
// Elapsed time: 204 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 35 seconds
setFileChooser("C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/QuickStart/ManualDemo.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/QuickStart/ManualDemo.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 39 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
selectCodeEditor("DemoTop.v", 221, 171); // cd (w, cj)
selectCodeEditor("DemoTop.v", 196, 163); // cd (w, cj)
selectCodeEditor("DemoTop.v", 123, 202); // cd (w, cj)
selectCodeEditor("DemoTop.v", 165, 186); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// Elapsed time: 10 seconds
selectCodeEditor("UART.v", 166, 338); // cd (w, cj)
selectCodeEditor("UART.v", 155, 280); // cd (w, cj)
selectCodeEditor("UART.v", 112, 241); // cd (w, cj)
selectCodeEditor("UART.v", 64, 191); // cd (w, cj)
selectCodeEditor("UART.v", 145, 141); // cd (w, cj)
selectCodeEditor("UART.v", 79, 206); // cd (w, cj)
selectCodeEditor("UART.v", 158, 254); // cd (w, cj)
selectCodeEditor("UART.v", 181, 272); // cd (w, cj)
selectCodeEditor("UART.v", 9, 219); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("UART.v", 142, 221); // cd (w, cj)
selectCodeEditor("UART.v", 147, 243); // cd (w, cj)
selectCodeEditor("UART.v", 27, 237); // cd (w, cj)
selectCodeEditor("UART.v", 139, 237); // cd (w, cj)
selectCodeEditor("UART.v", 125, 243); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("UART.v", 132, 143); // cd (w, cj)
selectCodeEditor("UART.v", 55, 197); // cd (w, cj)
selectCodeEditor("UART.v", 139, 143); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("UART.v", 121, 327); // cd (w, cj)
// Elapsed time: 69 seconds
selectCodeEditor("UART.v", 219, 123); // cd (w, cj)
selectCodeEditor("UART.v", 189, 141); // cd (w, cj)
selectCodeEditor("UART.v", 79, 318); // cd (w, cj)
selectCodeEditor("UART.v", 95, 318); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("UART.v", 115, 176); // cd (w, cj)
selectCodeEditor("UART.v", 33, 195); // cd (w, cj)
// Elapsed time: 63 seconds
selectCodeEditor("UART.v", 144, 233); // cd (w, cj)
selectCodeEditor("UART.v", 376, 245); // cd (w, cj)
selectCodeEditor("UART.v", 419, 241); // cd (w, cj)
selectCodeEditor("UART.v", 322, 235); // cd (w, cj)
selectCodeEditor("UART.v", 229, 235); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("UART.v", 284, 353); // cd (w, cj)
selectCodeEditor("UART.v", 177, 276); // cd (w, cj)
selectCodeEditor("UART.v", 85, 220); // cd (w, cj)
selectCodeEditor("UART.v", 74, 379); // cd (w, cj)
selectCodeEditor("UART.v", 67, 383); // cd (w, cj)
selectCodeEditor("UART.v", 237, 287); // cd (w, cj)
selectCodeEditor("UART.v", 176, 271); // cd (w, cj)
selectCodeEditor("UART.v", 141, 250); // cd (w, cj)
selectCodeEditor("UART.v", 145, 231); // cd (w, cj)
selectCodeEditor("UART.v", 145, 252); // cd (w, cj)
selectCodeEditor("UART.v", 128, 234); // cd (w, cj)
selectCodeEditor("UART.v", 575, 235); // cd (w, cj)
selectCodeEditor("UART.v", 575, 235, false, false, false, false, true); // cd (w, cj) - Double Click
// Elapsed time: 48 seconds
selectCodeEditor("UART.v", 507, 254); // cd (w, cj)
selectCodeEditor("UART.v", 319, 246); // cd (w, cj)
selectCodeEditor("UART.v", 293, 238); // cd (w, cj)
selectCodeEditor("UART.v", 293, 238); // cd (w, cj)
selectCodeEditor("UART.v", 313, 255); // cd (w, cj)
selectCodeEditor("UART.v", 293, 239); // cd (w, cj)
selectCodeEditor("UART.v", 319, 256); // cd (w, cj)
selectCodeEditor("UART.v", 291, 234); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("clock_frequency_divider.v", 119, 333); // cd (w, cj)
// [GUI Memory]: 160 MB (+279kb) [00:31:26]
selectCodeEditor("clock_frequency_divider.v", 81, 377); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("clock_frequency_divider.v", 105, 309); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 108, 361); // cd (w, cj)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), output1 : Led1 (Input_Module.v)]", 3, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), clock : clock_frequency_divider (clock_frequency_divider.v)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), uart_module : UART (UART.v)]", 7, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("UART.v", 200, 263); // cd (w, cj)
selectCodeEditor("UART.v", 175, 273); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("UART.v", 141, 239); // cd (w, cj)
selectCodeEditor("UART.v", 108, 230); // cd (w, cj)
selectCodeEditor("UART.v", 95, 215); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("UART.v", 66, 331); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 10, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 9, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("cons.xdc", 297, 61); // cd (w, cj)
selectCodeEditor("cons.xdc", 261, 119); // cd (w, cj)
// Elapsed time: 140 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectCodeEditor("UART.v", 661, 121); // cd (w, cj)
selectCodeEditor("UART.v", 618, 123); // cd (w, cj)
selectCodeEditor("UART.v", 353, 135); // cd (w, cj)
selectCodeEditor("UART.v", 202, 146); // cd (w, cj)
selectCodeEditor("UART.v", 345, 169); // cd (w, cj)
selectCodeEditor("UART.v", 405, 163); // cd (w, cj)
selectCodeEditor("UART.v", 195, 107); // cd (w, cj)
selectCodeEditor("UART.v", 84, 167); // cd (w, cj)
selectCodeEditor("UART.v", 369, 189); // cd (w, cj)
selectCodeEditor("UART.v", 542, 182); // cd (w, cj)
selectCodeEditor("UART.v", 183, 81); // cd (w, cj)
selectCodeEditor("UART.v", 397, 200); // cd (w, cj)
selectCodeEditor("UART.v", 173, 149); // cd (w, cj)
selectCodeEditor("UART.v", 334, 166); // cd (w, cj)
selectCodeEditor("UART.v", 592, 163); // cd (w, cj)
// [GUI Memory]: 170 MB (+2658kb) [00:36:23]
// Elapsed time: 23 seconds
selectCodeEditor("UART.v", 438, 201); // cd (w, cj)
selectCodeEditor("UART.v", 429, 184); // cd (w, cj)
selectCodeEditor("UART.v", 271, 200); // cd (w, cj)
selectCodeEditor("UART.v", 368, 161); // cd (w, cj)
selectCodeEditor("UART.v", 352, 177); // cd (w, cj)
selectCodeEditor("UART.v", 352, 177); // cd (w, cj)
selectCodeEditor("UART.v", 341, 201); // cd (w, cj)
selectCodeEditor("UART.v", 101, 201); // cd (w, cj)
selectCodeEditor("UART.v", 144, 127); // cd (w, cj)
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 196, 226); // cd (w, cj)
selectCodeEditor("DemoTop.v", 265, 350); // cd (w, cj)
selectCodeEditor("DemoTop.v", 120, 299); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("DemoTop.v", 139, 181); // cd (w, cj)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectCodeEditor("UART.v", 419, 220); // cd (w, cj)
selectCodeEditor("UART.v", 419, 220); // cd (w, cj)
selectCodeEditor("UART.v", 379, 209); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectCodeEditor("UART.v", 401, 219); // cd (w, cj)
selectCodeEditor("UART.v", 313, 199); // cd (w, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,101 MB. GUI used memory: 99 MB. Current time: 11/30/23 4:43:13 PM CST
selectCodeEditor("UART.v", 311, 215); // cd (w, cj)
selectCodeEditor("UART.v", 311, 199); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 5); // k (j, cj)
selectCodeEditor("cons.xdc", 293, 85); // cd (w, cj)
selectCodeEditor("cons.xdc", 145, 74); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("cons.xdc", 290, 85); // cd (w, cj)
selectCodeEditor("cons.xdc", 305, 91); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 5); // k (j, cj)
selectCodeEditor("cons.xdc", 353, 94); // cd (w, cj)
selectCodeEditor("cons.xdc", 307, 114); // cd (w, cj)
selectCodeEditor("cons.xdc", 303, 91); // cd (w, cj)
selectCodeEditor("cons.xdc", 303, 110); // cd (w, cj)
selectCodeEditor("cons.xdc", 323, 81); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("DemoTop.v", 127, 242); // cd (w, cj)
selectCodeEditor("DemoTop.v", 156, 261); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: FILE_SET_CHANGE
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 3 seconds
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 16:44:45 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 16:44:45 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// Elapsed time: 24 seconds
selectCodeEditor("DemoTop.v", 286, 41); // cd (w, cj)
// TclEventType: RUN_COMPLETED
selectCodeEditor("DemoTop.v", 141, 227); // cd (w, cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 49 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 32, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/QuickStart/ManualDemo.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 24 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/QuickStart/ManualDemo.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 25 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 412, 46); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 394, 56); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 415, 61); // dw (ad, cj)
// Elapsed time: 11 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 102, 46); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 572, 53); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 640, 54); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 120, 30); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 2, 66); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 675, 87); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 711, 87); // dw (ad, cj)
// Elapsed time: 25 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 100 seconds
dismissFileChooser();
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 36 seconds
dismissFileChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bA)
// 'I' command handler elapsed time: 148 seconds
dismissDialog("Program Device"); // bA (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
maximizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // ax (aF, cj)
unMaximizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // ax (aF, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 31); // u (O, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 31); // u (O, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 31); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 31); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 18 seconds
setFileChooser("C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 23 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 33 seconds
selectCodeEditor("clock_frequency_divider.v", 115, 347); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 52, 299); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 4); // k (j, cj)
selectCodeEditor("cons.xdc", 167, 85); // cd (w, cj)
selectCodeEditor("cons.xdc", 484, 97); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 6); // k (j, cj)
selectCodeEditor("UART.v", 414, 219); // cd (w, cj)
selectCodeEditor("UART.v", 157, 201); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 4); // k (j, cj)
selectCodeEditor("cons.xdc", 415, 201); // cd (w, cj)
selectCodeEditor("cons.xdc", 316, 85); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "cons.xdc", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DemoTop.v", 3); // k (j, cj)
selectCodeEditor("DemoTop.v", 95, 120); // cd (w, cj)
selectCodeEditor("DemoTop.v", 118, 143); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 6); // k (j, cj)
selectCodeEditor("UART.v", 398, 215); // cd (w, cj)
selectCodeEditor("UART.v", 412, 258); // cd (w, cj)
selectCodeEditor("UART.v", 416, 213); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DemoTop.v", 3); // k (j, cj)
selectCodeEditor("DemoTop.v", 162, 141); // cd (w, cj)
selectCodeEditor("DemoTop.v", 186, 243); // cd (w, cj)
selectCodeEditor("DemoTop.v", 162, 257); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("DemoTop.v", 239, 291); // cd (w, cj)
// Elapsed time: 269 seconds
selectCodeEditor("DemoTop.v", 161, 253); // cd (w, cj)
selectCodeEditor("DemoTop.v", 147, 203); // cd (w, cj)
selectCodeEditor("DemoTop.v", 248, 314); // cd (w, cj)
selectCodeEditor("DemoTop.v", 272, 361); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("DemoTop.v", 204, 330); // cd (w, cj)
selectCodeEditor("DemoTop.v", 270, 309); // cd (w, cj)
selectCodeEditor("DemoTop.v", 194, 295); // cd (w, cj)
selectCodeEditor("DemoTop.v", 212, 235); // cd (w, cj)
selectCodeEditor("DemoTop.v", 161, 167); // cd (w, cj)
selectCodeEditor("DemoTop.v", 172, 152); // cd (w, cj)
selectCodeEditor("DemoTop.v", 160, 145); // cd (w, cj)
selectCodeEditor("DemoTop.v", 228, 407); // cd (w, cj)
selectCodeEditor("DemoTop.v", 265, 384); // cd (w, cj)
selectCodeEditor("DemoTop.v", 180, 438); // cd (w, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectCodeEditor("Input_Module.v", 174, 100); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Output_module.v", 1); // k (j, cj)
selectCodeEditor("Output_module.v", 180, 273); // cd (w, cj)
selectCodeEditor("Output_module.v", 164, 300); // cd (w, cj)
selectCodeEditor("Output_module.v", 116, 314); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("Output_module.v", 291, 334); // cd (w, cj)
selectCodeEditor("Output_module.v", 325, 327); // cd (w, cj)
selectCodeEditor("Output_module.v", 226, 338); // cd (w, cj)
selectCodeEditor("Output_module.v", 323, 344); // cd (w, cj)
selectCodeEditor("Output_module.v", 328, 336); // cd (w, cj)
selectCodeEditor("Output_module.v", 111, 355); // cd (w, cj)
selectCodeEditor("Output_module.v", 353, 346); // cd (w, cj)
selectCodeEditor("Output_module.v", 338, 333); // cd (w, cj)
selectCodeEditor("Output_module.v", 61, 357); // cd (w, cj)
selectCodeEditor("Output_module.v", 196, 336); // cd (w, cj)
selectCodeEditor("Output_module.v", 182, 364); // cd (w, cj)
selectCodeEditor("Output_module.v", 149, 348); // cd (w, cj)
selectCodeEditor("Output_module.v", 198, 367); // cd (w, cj)
selectCodeEditor("Output_module.v", 249, 390); // cd (w, cj)
selectCodeEditor("Output_module.v", 212, 377); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("Output_module.v", 113, 393); // cd (w, cj)
selectCodeEditor("Output_module.v", 336, 415); // cd (w, cj)
selectCodeEditor("Output_module.v", 136, 389); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("Output_module.v", 202, 388); // cd (w, cj)
selectCodeEditor("Output_module.v", 151, 393); // cd (w, cj)
selectCodeEditor("Output_module.v", 158, 391); // cd (w, cj)
selectCodeEditor("Output_module.v", 168, 413); // cd (w, cj)
selectCodeEditor("Output_module.v", 144, 390); // cd (w, cj)
selectCodeEditor("Output_module.v", 200, 391); // cd (w, cj)
selectCodeEditor("Output_module.v", 156, 393); // cd (w, cj)
selectCodeEditor("Output_module.v", 170, 411); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'c'); // cd (w, cj)
selectCodeEditor("Output_module.v", 141, 391); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'v'); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("Output_module.v", 342, 407); // cd (w, cj)
selectCodeEditor("Output_module.v", 94, 389); // cd (w, cj)
selectCodeEditor("Output_module.v", 240, 375); // cd (w, cj)
selectCodeEditor("Output_module.v", 344, 388); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: DG_GRAPH_GENERATED
// 'cv' command handler elapsed time: 7 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:02:26 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 33 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 6 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 70 seconds
selectCodeEditor("Output_module.v", 122, 212); // cd (w, cj)
selectCodeEditor("Output_module.v", 156, 251); // cd (w, cj)
selectCodeEditor("Output_module.v", 56, 349); // cd (w, cj)
selectCodeEditor("Output_module.v", 110, 313); // cd (w, cj)
selectCodeEditor("Output_module.v", 76, 346); // cd (w, cj)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DemoTop.v", 3); // k (j, cj)
// Elapsed time: 13 seconds
selectCodeEditor("DemoTop.v", 79, 217); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("DemoTop.v", 126, 98); // cd (w, cj)
selectCodeEditor("DemoTop.v", 128, 83); // cd (w, cj)
selectCodeEditor("DemoTop.v", 83, 332); // cd (w, cj)
selectCodeEditor("DemoTop.v", 84, 262); // cd (w, cj)
typeControlKey((HResource) null, "DemoTop.v", 'c'); // cd (w, cj)
selectCodeEditor("DemoTop.v", 217, 319); // cd (w, cj)
selectCodeEditor("DemoTop.v", 217, 319); // cd (w, cj)
selectCodeEditor("DemoTop.v", 101, 379); // cd (w, cj)
selectCodeEditor("DemoTop.v", 82, 335); // cd (w, cj)
typeControlKey((HResource) null, "DemoTop.v", 'v'); // cd (w, cj)
selectCodeEditor("DemoTop.v", 239, 317); // cd (w, cj)
selectCodeEditor("DemoTop.v", 190, 332); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 4 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:05:53 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 17:05:53 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
selectCodeEditor("DemoTop.v", 196, 327); // cd (w, cj)
// [GUI Memory]: 179 MB (+44kb) [01:01:53]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 83 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 55 seconds
selectCodeEditor("DemoTop.v", 740, 221); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 6); // k (j, cj)
selectCodeEditor("UART.v", 374, 205); // cd (w, cj)
selectCodeEditor("UART.v", 11, 239); // cd (w, cj)
selectCodeEditor("UART.v", 156, 129); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DemoTop.v", 3); // k (j, cj)
// Elapsed time: 47 seconds
selectCodeEditor("DemoTop.v", 231, 171); // cd (w, cj)
selectCodeEditor("DemoTop.v", 194, 214); // cd (w, cj)
selectCodeEditor("DemoTop.v", 226, 131); // cd (w, cj)
selectCodeEditor("DemoTop.v", 162, 151); // cd (w, cj)
selectCodeEditor("DemoTop.v", 202, 166); // cd (w, cj)
selectCodeEditor("DemoTop.v", 184, 194); // cd (w, cj)
selectCodeEditor("DemoTop.v", 157, 218); // cd (w, cj)
selectCodeEditor("DemoTop.v", 176, 273); // cd (w, cj)
selectCodeEditor("DemoTop.v", 234, 309); // cd (w, cj)
selectCodeEditor("DemoTop.v", 255, 309); // cd (w, cj)
// Elapsed time: 37 seconds
selectCodeEditor("DemoTop.v", 274, 287); // cd (w, cj)
selectCodeEditor("DemoTop.v", 249, 310); // cd (w, cj)
selectCodeEditor("DemoTop.v", 210, 197); // cd (w, cj)
selectCodeEditor("DemoTop.v", 152, 339); // cd (w, cj)
selectCodeEditor("DemoTop.v", 170, 353); // cd (w, cj)
selectCodeEditor("DemoTop.v", 90, 445); // cd (w, cj)
selectCodeEditor("DemoTop.v", 305, 431); // cd (w, cj)
selectCodeEditor("DemoTop.v", 182, 353); // cd (w, cj)
selectCodeEditor("DemoTop.v", 94, 442); // cd (w, cj)
selectCodeEditor("DemoTop.v", 174, 373); // cd (w, cj)
selectCodeEditor("DemoTop.v", 181, 373); // cd (w, cj)
selectCodeEditor("DemoTop.v", 191, 319); // cd (w, cj)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v), input1 : Begin_End (Output_module.v)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("Output_module.v", 94, 335); // cd (w, cj)
selectCodeEditor("Output_module.v", 94, 335); // cd (w, cj)
selectCodeEditor("Output_module.v", 113, 393); // cd (w, cj)
selectCodeEditor("Output_module.v", 271, 405); // cd (w, cj)
selectCodeEditor("Output_module.v", 113, 386); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'c'); // cd (w, cj)
selectCodeEditor("Output_module.v", 85, 407); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'v'); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("Output_module.v", 373, 363); // cd (w, cj)
selectCodeEditor("Output_module.v", 285, 322); // cd (w, cj)
selectCodeEditor("Output_module.v", 97, 357); // cd (w, cj)
selectCodeEditor("Output_module.v", 367, 375); // cd (w, cj)
selectCodeEditor("Output_module.v", 130, 393); // cd (w, cj)
selectCodeEditor("Output_module.v", 49, 352); // cd (w, cj)
selectCodeEditor("Output_module.v", 382, 373); // cd (w, cj)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clock_frequency_divider.v", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Output_module.v", 2); // k (j, cj)
selectCodeEditor("Output_module.v", 230, 295); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 6 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// [GUI Memory]: 189 MB (+1739kb) [01:08:22]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:12:30 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 32 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// HMemoryUtils.trashcanNow. Engine heap size: 2,101 MB. GUI used memory: 103 MB. Current time: 11/30/23 5:13:14 PM CST
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:13:14 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 17:13:15 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 61 seconds
selectCodeEditor("Output_module.v", 369, 371); // cd (w, cj)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 7); // k (j, cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// n (cj): Close Hardware Target: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 30 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// n (cj): Close Hardware Target: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 13 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
selectCodeEditor("DemoTop.v", 271, 292); // cd (w, cj)
selectCodeEditor("DemoTop.v", 208, 249); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Output_module.v", 1); // k (j, cj)
selectCodeEditor("Output_module.v", 245, 413); // cd (w, cj)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 13 seconds
selectCodeEditor("Output_module.v", 334, 433); // cd (w, cj)
selectCodeEditor("Output_module.v", 302, 405); // cd (w, cj)
// Elapsed time: 184 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "UART.v", 6); // k (j, cj)
selectCodeEditor("UART.v", 637, 180); // cd (w, cj)
selectCodeEditor("UART.v", 637, 180); // cd (w, cj)
selectCodeEditor("UART.v", 688, 187); // cd (w, cj)
// Elapsed time: 27 seconds
selectCodeEditor("UART.v", 140, 197); // cd (w, cj)
selectCodeEditor("UART.v", 154, 215); // cd (w, cj)
selectCodeEditor("UART.v", 188, 189); // cd (w, cj)
selectCodeEditor("UART.v", 184, 237); // cd (w, cj)
selectCodeEditor("UART.v", 132, 183); // cd (w, cj)
selectCodeEditor("UART.v", 170, 224); // cd (w, cj)
selectCodeEditor("UART.v", 146, 207); // cd (w, cj)
selectCodeEditor("UART.v", 160, 213); // cd (w, cj)
selectCodeEditor("UART.v", 166, 220); // cd (w, cj)
selectCodeEditor("UART.v", 232, 258); // cd (w, cj)
selectCodeEditor("UART.v", 199, 247); // cd (w, cj)
selectCodeEditor("UART.v", 178, 238); // cd (w, cj)
selectCodeEditor("UART.v", 157, 221); // cd (w, cj)
selectCodeEditor("UART.v", 214, 317); // cd (w, cj)
selectCodeEditor("UART.v", 204, 291); // cd (w, cj)
selectCodeEditor("UART.v", 184, 239); // cd (w, cj)
selectCodeEditor("UART.v", 167, 225); // cd (w, cj)
selectCodeEditor("UART.v", 99, 243); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DemoTop.v", 3); // k (j, cj)
selectCodeEditor("DemoTop.v", 186, 380); // cd (w, cj)
selectCodeEditor("DemoTop.v", 169, 346); // cd (w, cj)
selectCodeEditor("DemoTop.v", 114, 314); // cd (w, cj)
selectCodeEditor("DemoTop.v", 127, 292); // cd (w, cj)
selectCodeEditor("DemoTop.v", 246, 360); // cd (w, cj)
selectCodeEditor("DemoTop.v", 230, 359); // cd (w, cj)
selectCodeEditor("DemoTop.v", 236, 353); // cd (w, cj)
selectCodeEditor("DemoTop.v", 256, 350); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("DemoTop.v", 429, 345); // cd (w, cj)
selectCodeEditor("DemoTop.v", 400, 317); // cd (w, cj)
// Elapsed time: 32 seconds
selectCodeEditor("DemoTop.v", 458, 109); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("DemoTop.v", 251, 394); // cd (w, cj)
selectCodeEditor("DemoTop.v", 235, 219); // cd (w, cj)
selectCodeEditor("DemoTop.v", 173, 258); // cd (w, cj)
selectCodeEditor("DemoTop.v", 126, 280); // cd (w, cj)
selectCodeEditor("DemoTop.v", 110, 295); // cd (w, cj)
selectCodeEditor("DemoTop.v", 110, 309); // cd (w, cj)
// Elapsed time: 38 seconds
selectCodeEditor("DemoTop.v", 118, 330); // cd (w, cj)
selectCodeEditor("DemoTop.v", 206, 210); // cd (w, cj)
selectCodeEditor("DemoTop.v", 218, 259); // cd (w, cj)
// Elapsed time: 107 seconds
selectCodeEditor("DemoTop.v", 664, 175); // cd (w, cj)
// Elapsed time: 212 seconds
selectTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "synth_1_synth_report_utilization_0 ; Report on utilization of resources on the targeted device (report_utilization) ; slr = false; packthru = false; hierarchical = false; hierarchical_percentages = false;  ; Thu Nov 30 17:13:40 CST 2023 ; 6956", 2, "Report on utilization of resources on the targeted device (report_utilization)", 1, false); // M (O, cj)
expandTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "synth_1_synth_report_utilization_0 ; Report on utilization of resources on the targeted device (report_utilization) ; slr = false; packthru = false; hierarchical = false; hierarchical_percentages = false;  ; Thu Nov 30 17:13:40 CST 2023 ; 6956", 2); // M (O, cj)
selectTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "synth_1_synth_report_utilization_0 ; Report on utilization of resources on the targeted device (report_utilization) ; slr = false; packthru = false; hierarchical = false; hierarchical_percentages = false;  ; Thu Nov 30 17:13:40 CST 2023 ; 6956", 2, "Report on utilization of resources on the targeted device (report_utilization)", 1, false, false, false, false, false, true); // M (O, cj) - Double Click
closeView(PAResourceOtoP.PAViews_PAR_REPORT, "PAR Report"); // c
selectCodeEditor("UART.v", 332, 301); // cd (w, cj)
selectCodeEditor("UART.v", 563, 281); // cd (w, cj)
selectCodeEditor("UART.v", 338, 281); // cd (w, cj)
selectCodeEditor("UART.v", 332, 301); // cd (w, cj)
selectCodeEditor("UART.v", 616, 183); // cd (w, cj)
// Elapsed time: 18 seconds
selectCodeEditor("UART.v", 390, 173); // cd (w, cj)
selectCodeEditor("UART.v", 377, 199); // cd (w, cj)
selectCodeEditor("UART.v", 387, 182); // cd (w, cj)
selectCodeEditor("UART.v", 388, 197); // cd (w, cj)
// Elapsed time: 313 seconds
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // N (Q, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clock_frequency_divider.v", 0); // k (j, cj)
selectCodeEditor("clock_frequency_divider.v", 84, 455); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 132, 466); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 43, 471); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 111, 499); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 217, 521); // cd (w, cj)
// Elapsed time: 152 seconds
selectCodeEditor("clock_frequency_divider.v", 211, 543); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("clock_frequency_divider.v", 164, 585); // cd (w, cj)
// Elapsed time: 25 seconds
selectCodeEditor("clock_frequency_divider.v", 109, 625); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 78, 584); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("clock_frequency_divider.v", 327, 402); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 222, 459); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("clock_frequency_divider.v", 161, 390); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, cj)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // ax
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DemoTop (DemoTop.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, cj)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, cj)
selectCodeEditor("DemoTop.v", 159, 460); // cd (w, cj)
selectCodeEditor("DemoTop.v", 184, 445); // cd (w, cj)
selectCodeEditor("DemoTop.v", 166, 461); // cd (w, cj)
selectCodeEditor("DemoTop.v", 130, 470); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 5 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: DG_ANALYSIS_MSG_RESET
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Nov 30 17:39:03 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 29 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:39:42 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 17:39:43 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 72 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 50 seconds
selectCodeEditor("clock_frequency_divider.v", 259, 479); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Input_Module.v", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Output_module.v", 1); // k (j, cj)
selectCodeEditor("Output_module.v", 230, 547); // cd (w, cj)
selectCodeEditor("Output_module.v", 244, 507); // cd (w, cj)
selectCodeEditor("Output_module.v", 244, 541); // cd (w, cj)
// Elapsed time: 22 seconds
selectCodeEditor("Output_module.v", 168, 575); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'c'); // cd (w, cj)
selectCodeEditor("Output_module.v", 158, 561); // cd (w, cj)
typeControlKey((HResource) null, "Output_module.v", 'v'); // cd (w, cj)
selectCodeEditor("Output_module.v", 323, 584); // cd (w, cj)
selectCodeEditor("Output_module.v", 165, 585); // cd (w, cj)
selectCodeEditor("Output_module.v", 364, 564); // cd (w, cj)
selectCodeEditor("Output_module.v", 162, 575); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 5 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:42:58 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,101 MB. GUI used memory: 109 MB. Current time: 11/30/23 5:43:15 PM CST
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 30 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:43:34 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 17:43:34 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clock_frequency_divider.v", 0); // k (j, cj)
selectCodeEditor("clock_frequency_divider.v", 53, 361); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 18 seconds
selectCodeEditor("clock_frequency_divider.v", 144, 243); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 187, 257); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 75, 232); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 189, 305); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("clock_frequency_divider.v", 77, 247); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 145, 245); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 45 seconds
selectCodeEditor("clock_frequency_divider.v", 431, 409); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 191, 269); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 77, 241); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 197, 237); // cd (w, cj)
// Elapsed time: 193 seconds
selectCodeEditor("clock_frequency_divider.v", 118, 276); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 163, 259); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 163, 259); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("clock_frequency_divider.v", 76, 274); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 150, 297); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 65, 335); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 51, 355); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 85, 393); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 39, 353); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 45, 328); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 111, 363); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 89, 346); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 131, 240); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 143, 263); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 169, 284); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 148, 257); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 101, 264); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 127, 283); // cd (w, cj)
// Elapsed time: 25 seconds
selectCodeEditor("clock_frequency_divider.v", 156, 299); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 100, 283); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 158, 256); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("clock_frequency_divider.v", 75, 243); // cd (w, cj)
// Elapsed time: 257 seconds
selectCodeEditor("clock_frequency_divider.v", 213, 257); // cd (w, cj)
// Elapsed time: 29 seconds
selectCodeEditor("clock_frequency_divider.v", 149, 245); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 166, 258); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 118, 270); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 171, 249); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 152, 241); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 179, 263); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_CANCEL, "Cancel"); // a (am)
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Save Project"); // am (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// f (cj): Launch Runs: addNotify
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 9 seconds
// TclEventType: RUN_MODIFY
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:56:15 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// Elapsed time: 27 seconds
selectCodeEditor("clock_frequency_divider.v", 397, 83); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 10 
// Tcl Message: [Thu Nov 30 17:56:52 2023] Launched synth_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/synth_1/runme.log [Thu Nov 30 17:56:52 2023] Launched impl_1... Run output will be captured here: C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 73 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectCodeEditor("clock_frequency_divider.v", 329, 261); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 33, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/86153/Desktop/study/digital logic/proj/DL-kitchen/HDL_Framework/GenshinKitchen.runs/impl_1/DemoTop.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 49 seconds
selectCodeEditor("clock_frequency_divider.v", 77, 245); // cd (w, cj)
// Elapsed time: 26 seconds
selectCodeEditor("clock_frequency_divider.v", 107, 283); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 121, 252); // cd (w, cj)
// Elapsed time: 150 seconds
selectCodeEditor("clock_frequency_divider.v", 287, 164); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 109, 176); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 139, 197); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 217, 225); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 155, 309); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 109, 371); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 87, 186); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 135, 221); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("clock_frequency_divider.v", 167, 149); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 159, 218); // cd (w, cj)
// Elapsed time: 27 seconds
selectCodeEditor("clock_frequency_divider.v", 177, 284); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 129, 298); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 207, 286); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 189, 277); // cd (w, cj)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "clock_frequency_divider.v", 'v'); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 134, 279); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 265, 277); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 347, 278); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 105, 213); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 124, 225); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 152, 271); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 338, 277); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 82, 295); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 66, 346); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 235, 345); // cd (w, cj)
selectCodeEditor("clock_frequency_divider.v", 295, 329); // cd (w, cj)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // Z (cj)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
selectCodeEditor("clock_frequency_divider.v", 967, 49); // cd (w, cj)
