{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727074619841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727074619841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 15:56:59 2024 " "Processing started: Mon Sep 23 15:56:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727074619841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074619841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074619842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727074620077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727074620078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/tmp2/work/mul/usr_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/tmp2/work/mul/usr_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/tmp2/work/mul/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/tmp2/work/mul/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/b2cs/tmp2/work/mul/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/tmp2/work/mul/io_dev.v 13 13 " "Found 13 design units, including 13 entities, in source file /home/b2cs/tmp2/work/mul/io_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_psw " "Found entity 1: io_psw" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "2 psw_pulse " "Found entity 2: psw_pulse" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "3 psw_detecter " "Found entity 3: psw_detecter" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "4 io_bz " "Found entity 4: io_bz" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "5 bz_time " "Found entity 5: bz_time" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "6 bz_pitch " "Found entity 6: bz_pitch" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "7 io_seg " "Found entity 7: io_seg" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "8 seg_selecter " "Found entity 8: seg_selecter" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "9 seg_register " "Found entity 9: seg_register" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "10 seg_decoder " "Found entity 10: seg_decoder" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "11 io_rtsw " "Found entity 11: io_rtsw" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "12 io_dipsw " "Found entity 12: io_dipsw" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""} { "Info" "ISGN_ENTITY_NAME" "13 io_led " "Found entity 13: io_led" {  } { { "../io_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727074632579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727074632638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_psw io_psw:io_psw " "Elaborating entity \"io_psw\" for hierarchy \"io_psw:io_psw\"" {  } { { "../top.v" "io_psw" { Text "/home/b2cs/tmp2/work/mul/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw_pulse io_psw:io_psw\|psw_pulse:pp " "Elaborating entity \"psw_pulse\" for hierarchy \"io_psw:io_psw\|psw_pulse:pp\"" {  } { { "../io_dev.v" "pp" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw_detecter io_psw:io_psw\|psw_detecter:pd " "Elaborating entity \"psw_detecter\" for hierarchy \"io_psw:io_psw\|psw_detecter:pd\"" {  } { { "../io_dev.v" "pd" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_bz io_bz:io_bz " "Elaborating entity \"io_bz\" for hierarchy \"io_bz:io_bz\"" {  } { { "../top.v" "io_bz" { Text "/home/b2cs/tmp2/work/mul/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bz_time io_bz:io_bz\|bz_time:bt " "Elaborating entity \"bz_time\" for hierarchy \"io_bz:io_bz\|bz_time:bt\"" {  } { { "../io_dev.v" "bt" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bz_pitch io_bz:io_bz\|bz_pitch:bp " "Elaborating entity \"bz_pitch\" for hierarchy \"io_bz:io_bz\|bz_pitch:bp\"" {  } { { "../io_dev.v" "bp" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_seg io_seg:io_seg " "Elaborating entity \"io_seg\" for hierarchy \"io_seg:io_seg\"" {  } { { "../top.v" "io_seg" { Text "/home/b2cs/tmp2/work/mul/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_selecter io_seg:io_seg\|seg_selecter:ss " "Elaborating entity \"seg_selecter\" for hierarchy \"io_seg:io_seg\|seg_selecter:ss\"" {  } { { "../io_dev.v" "ss" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_register io_seg:io_seg\|seg_register:sra " "Elaborating entity \"seg_register\" for hierarchy \"io_seg:io_seg\|seg_register:sra\"" {  } { { "../io_dev.v" "sra" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder io_seg:io_seg\|seg_decoder:sda " "Elaborating entity \"seg_decoder\" for hierarchy \"io_seg:io_seg\|seg_decoder:sda\"" {  } { { "../io_dev.v" "sda" { Text "/home/b2cs/tmp2/work/mul/io_dev.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:mul " "Elaborating entity \"mul\" for hierarchy \"mul:mul\"" {  } { { "../top.v" "mul" { Text "/home/b2cs/tmp2/work/mul/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632658 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "usr_dev.v(22) " "Verilog HDL Conditional Statement error at usr_dev.v(22): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 22 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727074632660 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ry usr_dev.v(16) " "Verilog HDL Always Construct warning at usr_dev.v(16): inferring latch(es) for variable \"ry\", which holds its previous value in one or more paths through the always construct" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727074632661 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[0\] usr_dev.v(16) " "Inferred latch for \"ry\[0\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632661 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[1\] usr_dev.v(16) " "Inferred latch for \"ry\[1\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632661 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[2\] usr_dev.v(16) " "Inferred latch for \"ry\[2\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632661 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[3\] usr_dev.v(16) " "Inferred latch for \"ry\[3\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632661 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[4\] usr_dev.v(16) " "Inferred latch for \"ry\[4\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632662 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[5\] usr_dev.v(16) " "Inferred latch for \"ry\[5\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632662 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[6\] usr_dev.v(16) " "Inferred latch for \"ry\[6\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632662 "|top|mul:mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ry\[7\] usr_dev.v(16) " "Inferred latch for \"ry\[7\]\" at usr_dev.v(16)" {  } { { "../usr_dev.v" "" { Text "/home/b2cs/tmp2/work/mul/usr_dev.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632662 "|top|mul:mul"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mul:mul " "Can't elaborate user hierarchy \"mul:mul\"" {  } { { "../top.v" "mul" { Text "/home/b2cs/tmp2/work/mul/top.v" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727074632663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727074632717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 15:57:12 2024 " "Processing ended: Mon Sep 23 15:57:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727074632717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727074632717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727074632717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074632717 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727074633473 ""}
