$date
	Fri Jul 15 07:09:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux21_tb $end
$var wire 1 ! mux_out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module imux21 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! mux_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
1!
$end
#10
0!
1$
#20
0$
1#
0"
#30
1!
1$
#40
