============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 13:16:28 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (956 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2241 instances
RUN-0007 : 879 luts, 1176 seqs, 121 mslices, 31 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2434 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1926 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     57      
RUN-1001 :   No   |  No   |  Yes  |     154     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     16      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2239 instances, 879 luts, 1176 seqs, 152 slices, 31 macros(152 instances: 121 mslices 31 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1098 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 304337
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 207127, overlap = 2
PHY-3002 : Step(2): len = 167623, overlap = 4.125
PHY-3002 : Step(3): len = 116809, overlap = 9.3125
PHY-3002 : Step(4): len = 104307, overlap = 23.7188
PHY-3002 : Step(5): len = 82845, overlap = 31.5938
PHY-3002 : Step(6): len = 74326.2, overlap = 36.6875
PHY-3002 : Step(7): len = 66721.2, overlap = 40.125
PHY-3002 : Step(8): len = 64365.1, overlap = 43.1562
PHY-3002 : Step(9): len = 62382.7, overlap = 46.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38347e-05
PHY-3002 : Step(10): len = 58180.4, overlap = 42.9688
PHY-3002 : Step(11): len = 58052.5, overlap = 44.5938
PHY-3002 : Step(12): len = 58395.3, overlap = 34.1562
PHY-3002 : Step(13): len = 57597, overlap = 32.9688
PHY-3002 : Step(14): len = 57603, overlap = 33
PHY-3002 : Step(15): len = 56413.4, overlap = 25.3438
PHY-3002 : Step(16): len = 55565.3, overlap = 24.375
PHY-3002 : Step(17): len = 55136.2, overlap = 20.5938
PHY-3002 : Step(18): len = 54440.4, overlap = 22.2812
PHY-3002 : Step(19): len = 52727.8, overlap = 23.8438
PHY-3002 : Step(20): len = 52708, overlap = 23.7188
PHY-3002 : Step(21): len = 52383.3, overlap = 23.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.76694e-05
PHY-3002 : Step(22): len = 51908.5, overlap = 23.1875
PHY-3002 : Step(23): len = 51938.5, overlap = 23.1875
PHY-3002 : Step(24): len = 52092.7, overlap = 22.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.53389e-05
PHY-3002 : Step(25): len = 51962.2, overlap = 21.7188
PHY-3002 : Step(26): len = 52050.3, overlap = 21.7812
PHY-3002 : Step(27): len = 53242.8, overlap = 18.9062
PHY-3002 : Step(28): len = 53740.6, overlap = 17.1562
PHY-3002 : Step(29): len = 54066.4, overlap = 18.9375
PHY-3002 : Step(30): len = 51822.5, overlap = 20.0625
PHY-3002 : Step(31): len = 51844.3, overlap = 20
PHY-3002 : Step(32): len = 51037.9, overlap = 20.4062
PHY-3002 : Step(33): len = 50969, overlap = 20.3438
PHY-3002 : Step(34): len = 50735.4, overlap = 21.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000110678
PHY-3002 : Step(35): len = 50314.5, overlap = 21.0625
PHY-3002 : Step(36): len = 50328.4, overlap = 20.8125
PHY-3002 : Step(37): len = 50367.4, overlap = 21.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000221356
PHY-3002 : Step(38): len = 50471.9, overlap = 21.2188
PHY-3002 : Step(39): len = 50618.9, overlap = 20.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23973e-06
PHY-3002 : Step(40): len = 50622.6, overlap = 65.25
PHY-3002 : Step(41): len = 51141.5, overlap = 65.8438
PHY-3002 : Step(42): len = 45386.1, overlap = 84
PHY-3002 : Step(43): len = 44825.4, overlap = 93.7812
PHY-3002 : Step(44): len = 43709.8, overlap = 105.281
PHY-3002 : Step(45): len = 40317.3, overlap = 109.281
PHY-3002 : Step(46): len = 40989.1, overlap = 108.344
PHY-3002 : Step(47): len = 41960.9, overlap = 101.281
PHY-3002 : Step(48): len = 40383.9, overlap = 96.3125
PHY-3002 : Step(49): len = 39285.7, overlap = 96.5312
PHY-3002 : Step(50): len = 38988.7, overlap = 101.75
PHY-3002 : Step(51): len = 39765, overlap = 100.594
PHY-3002 : Step(52): len = 39149.1, overlap = 99.9375
PHY-3002 : Step(53): len = 40031.9, overlap = 99.4375
PHY-3002 : Step(54): len = 40269.9, overlap = 100.344
PHY-3002 : Step(55): len = 38294.7, overlap = 90.25
PHY-3002 : Step(56): len = 37715.3, overlap = 88.0312
PHY-3002 : Step(57): len = 37097.2, overlap = 87.9062
PHY-3002 : Step(58): len = 35554.7, overlap = 86.9688
PHY-3002 : Step(59): len = 36015, overlap = 88.875
PHY-3002 : Step(60): len = 34034.7, overlap = 90.75
PHY-3002 : Step(61): len = 33655, overlap = 90.5312
PHY-3002 : Step(62): len = 32931.6, overlap = 87.125
PHY-3002 : Step(63): len = 31391.1, overlap = 87.1562
PHY-3002 : Step(64): len = 31234.2, overlap = 86.5625
PHY-3002 : Step(65): len = 31339.2, overlap = 88.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47945e-06
PHY-3002 : Step(66): len = 29502.5, overlap = 87.4375
PHY-3002 : Step(67): len = 29634.7, overlap = 87.625
PHY-3002 : Step(68): len = 29961.7, overlap = 87.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.95891e-06
PHY-3002 : Step(69): len = 31904.8, overlap = 77.1562
PHY-3002 : Step(70): len = 33027.5, overlap = 74.875
PHY-3002 : Step(71): len = 32977.4, overlap = 57.7188
PHY-3002 : Step(72): len = 31552.8, overlap = 58.9688
PHY-3002 : Step(73): len = 31628.5, overlap = 60
PHY-3002 : Step(74): len = 31835.3, overlap = 60.5625
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.21985e-06
PHY-3002 : Step(75): len = 32730.5, overlap = 110.188
PHY-3002 : Step(76): len = 33215.8, overlap = 109
PHY-3002 : Step(77): len = 32882.6, overlap = 102.625
PHY-3002 : Step(78): len = 32814, overlap = 102.812
PHY-3002 : Step(79): len = 32305.2, overlap = 101.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84397e-05
PHY-3002 : Step(80): len = 32394.9, overlap = 96.2188
PHY-3002 : Step(81): len = 32394.9, overlap = 96.2188
PHY-3002 : Step(82): len = 31768.2, overlap = 95.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.35315e-05
PHY-3002 : Step(83): len = 33387, overlap = 86.6562
PHY-3002 : Step(84): len = 34231.4, overlap = 85.4688
PHY-3002 : Step(85): len = 34389.1, overlap = 81.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.7063e-05
PHY-3002 : Step(86): len = 34077.2, overlap = 77.1562
PHY-3002 : Step(87): len = 34184.6, overlap = 76.5625
PHY-3002 : Step(88): len = 34870.3, overlap = 68.7188
PHY-3002 : Step(89): len = 35432.1, overlap = 66.2812
PHY-3002 : Step(90): len = 35705.7, overlap = 64.75
PHY-3002 : Step(91): len = 35803, overlap = 62.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000134126
PHY-3002 : Step(92): len = 35999.1, overlap = 61.0938
PHY-3002 : Step(93): len = 36207.2, overlap = 59.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000217016
PHY-3002 : Step(94): len = 36596.9, overlap = 60.7812
PHY-3002 : Step(95): len = 37692.1, overlap = 64.2812
PHY-3002 : Step(96): len = 38751.2, overlap = 60.1562
PHY-3002 : Step(97): len = 38969.9, overlap = 59.7812
PHY-3002 : Step(98): len = 38735.9, overlap = 57.0625
PHY-3002 : Step(99): len = 38498.8, overlap = 57.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000368329
PHY-3002 : Step(100): len = 38794.5, overlap = 55.125
PHY-3002 : Step(101): len = 39199.4, overlap = 58.0312
PHY-3002 : Step(102): len = 39368, overlap = 58.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000595957
PHY-3002 : Step(103): len = 39458.3, overlap = 54.8438
PHY-3002 : Step(104): len = 39546.5, overlap = 54.3125
PHY-3002 : Step(105): len = 40512.9, overlap = 54.0625
PHY-3002 : Step(106): len = 41940.2, overlap = 52.0625
PHY-3002 : Step(107): len = 43107.7, overlap = 52.625
PHY-3002 : Step(108): len = 43249.8, overlap = 52.0938
PHY-3002 : Step(109): len = 43157, overlap = 51.0312
PHY-3002 : Step(110): len = 42985.3, overlap = 52.5312
PHY-3002 : Step(111): len = 42820.6, overlap = 50.3125
PHY-3002 : Step(112): len = 42739.5, overlap = 50.375
PHY-3002 : Step(113): len = 42694.3, overlap = 49.9688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00107708
PHY-3002 : Step(114): len = 42877.3, overlap = 49.9375
PHY-3002 : Step(115): len = 43188.9, overlap = 50.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00174272
PHY-3002 : Step(116): len = 43491, overlap = 48.6875
PHY-3002 : Step(117): len = 43703.8, overlap = 49.1875
PHY-3002 : Step(118): len = 44517.4, overlap = 51.125
PHY-3002 : Step(119): len = 45391.5, overlap = 50.75
PHY-3002 : Step(120): len = 45922.5, overlap = 47.3438
PHY-3002 : Step(121): len = 46208.6, overlap = 47.1562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00301442
PHY-3002 : Step(122): len = 46284.3, overlap = 46.9688
PHY-3002 : Step(123): len = 46390.6, overlap = 45.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00487733
PHY-3002 : Step(124): len = 46485.1, overlap = 45.75
PHY-3002 : Step(125): len = 46746.4, overlap = 45.2188
PHY-3002 : Step(126): len = 47731.8, overlap = 44.9062
PHY-3002 : Step(127): len = 48038.1, overlap = 44.5938
PHY-3002 : Step(128): len = 48151.3, overlap = 44.9062
PHY-3002 : Step(129): len = 48305.9, overlap = 45
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00789152
PHY-3002 : Step(130): len = 48353, overlap = 44.8438
PHY-3002 : Step(131): len = 48516.8, overlap = 45.1562
PHY-3002 : Step(132): len = 48994.2, overlap = 44.1875
PHY-3002 : Step(133): len = 49465.3, overlap = 43.8125
PHY-3002 : Step(134): len = 49582.9, overlap = 44.2812
PHY-3002 : Step(135): len = 49623.2, overlap = 44.0938
PHY-3002 : Step(136): len = 49677.9, overlap = 43.8125
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0127685
PHY-3002 : Step(137): len = 49731.2, overlap = 43.1875
PHY-3002 : Step(138): len = 49853.3, overlap = 42.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 42.81 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2434.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 71152, over cnt = 405(3%), over = 1219, worst = 13
PHY-1001 : End global iterations;  0.287602s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.9%)

PHY-1001 : Congestion index: top1 = 58.06, top5 = 46.07, top10 = 39.46, top15 = 35.16.
PHY-1001 : End incremental global routing;  0.325378s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11061, tnet num: 2432, tinst num: 2239, tnode num: 15476, tedge num: 17719.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.335436s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (32.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.714287s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (37.2%)

OPT-1001 : Current memory(MB): used = 187, reserve = 158, peak = 187.
OPT-1001 : End physical optimization;  0.740491s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (35.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 879 LUT to BLE ...
SYN-4008 : Packed 879 LUT and 177 SEQ to BLE.
SYN-4003 : Packing 999 remaining SEQ's ...
SYN-4005 : Packed 664 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 335 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1214/1470 primitive instances ...
PHY-3001 : End packing;  0.164122s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 980 instances
RUN-1001 : 473 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2279 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1726 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 978 instances, 946 slices, 31 macros(152 instances: 121 mslices 31 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 53384.4, Over = 84.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.81033e-05
PHY-3002 : Step(139): len = 49638.8, overlap = 83.5
PHY-3002 : Step(140): len = 49023.5, overlap = 88.25
PHY-3002 : Step(141): len = 47986.8, overlap = 89.75
PHY-3002 : Step(142): len = 46597.6, overlap = 87.75
PHY-3002 : Step(143): len = 45913, overlap = 88.75
PHY-3002 : Step(144): len = 45340.7, overlap = 93
PHY-3002 : Step(145): len = 44802.3, overlap = 93.25
PHY-3002 : Step(146): len = 44238.9, overlap = 95.75
PHY-3002 : Step(147): len = 44097.9, overlap = 96.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.62065e-05
PHY-3002 : Step(148): len = 45185, overlap = 92.5
PHY-3002 : Step(149): len = 46254.9, overlap = 88
PHY-3002 : Step(150): len = 46415.3, overlap = 86
PHY-3002 : Step(151): len = 46386.5, overlap = 83.25
PHY-3002 : Step(152): len = 46403.6, overlap = 81.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104844
PHY-3002 : Step(153): len = 47149.5, overlap = 79.5
PHY-3002 : Step(154): len = 48445.6, overlap = 73
PHY-3002 : Step(155): len = 49528.1, overlap = 74.75
PHY-3002 : Step(156): len = 49198.2, overlap = 78
PHY-3002 : Step(157): len = 49049.4, overlap = 77.5
PHY-3002 : Step(158): len = 49004.1, overlap = 75.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000169637
PHY-3002 : Step(159): len = 49693, overlap = 75.25
PHY-3002 : Step(160): len = 50581.4, overlap = 72
PHY-3002 : Step(161): len = 50975, overlap = 68.75
PHY-3002 : Step(162): len = 51450.8, overlap = 66
PHY-3002 : Step(163): len = 51709.1, overlap = 66.25
PHY-3002 : Step(164): len = 51884.9, overlap = 65.75
PHY-3002 : Step(165): len = 51989.7, overlap = 63.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000291959
PHY-3002 : Step(166): len = 52279, overlap = 65.75
PHY-3002 : Step(167): len = 53083, overlap = 65
PHY-3002 : Step(168): len = 54351, overlap = 64.75
PHY-3002 : Step(169): len = 55066.3, overlap = 62.5
PHY-3002 : Step(170): len = 55310.7, overlap = 60.5
PHY-3002 : Step(171): len = 55559.8, overlap = 56.25
PHY-3002 : Step(172): len = 55899.7, overlap = 54.5
PHY-3002 : Step(173): len = 56149.6, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00053631
PHY-3002 : Step(174): len = 56449.4, overlap = 52.5
PHY-3002 : Step(175): len = 56833, overlap = 52
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.389099s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (24.1%)

PHY-3001 : Trial Legalized: Len = 61469.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.66932e-05
PHY-3002 : Step(176): len = 56502.2, overlap = 32.5
PHY-3002 : Step(177): len = 54880.1, overlap = 46.25
PHY-3002 : Step(178): len = 53732.3, overlap = 53
PHY-3002 : Step(179): len = 53053.8, overlap = 54.25
PHY-3002 : Step(180): len = 52569.6, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000193386
PHY-3002 : Step(181): len = 53036.1, overlap = 52
PHY-3002 : Step(182): len = 53497.9, overlap = 51.5
PHY-3002 : Step(183): len = 53634.5, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000320935
PHY-3002 : Step(184): len = 53875, overlap = 50.25
PHY-3002 : Step(185): len = 54472, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004909s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (318.3%)

PHY-3001 : Legalized: Len = 58071.5, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 930 tiles.
PHY-3001 : End spreading;  0.006798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 4, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 58159.5, Over = 0
RUN-1003 : finish command "place" in  6.898736s wall, 1.937500s user + 0.468750s system = 2.406250s CPU (34.9%)

RUN-1004 : used memory is 169 MB, reserved memory is 140 MB, peak memory is 188 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 980 instances
RUN-1001 : 473 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2279 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1726 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9849, tnet num: 2277, tinst num: 978, tnode num: 13188, tedge num: 16082.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 473 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1572 clock pins, and constraint 3333 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 81464, over cnt = 316(2%), over = 445, worst = 5
PHY-1002 : len = 84088, over cnt = 123(1%), over = 140, worst = 3
PHY-1002 : len = 85824, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 86072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.473150s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (26.4%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 43.26, top10 = 38.25, top15 = 35.08.
PHY-1001 : End global routing;  0.522742s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (26.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 199, peak = 228.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 313, reserve = 286, peak = 313.
PHY-1001 : End build detailed router design. 1.905382s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (28.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.269787s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.1%)

PHY-1001 : Current memory(MB): used = 325, reserve = 299, peak = 325.
PHY-1001 : End phase 1; 0.272121s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 276208, over cnt = 619(0%), over = 649, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End initial routed; 2.766661s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (33.3%)

PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End phase 2; 2.766719s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (33.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 253040, over cnt = 167(0%), over = 167, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.353043s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (37.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 250440, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.584963s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (24.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 250080, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.167503s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 250160, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.152051s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.052854s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.081133s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.135985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.027892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.057081s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (54.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.080655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.7%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.119151s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.244166s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 250160, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.031641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 250208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.022395s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 231 feed throughs used by 106 nets
PHY-1001 : End commit to database; 0.367487s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.3%)

PHY-1001 : Current memory(MB): used = 343, reserve = 317, peak = 343.
PHY-1001 : End phase 3; 4.547089s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (32.3%)

PHY-1003 : Routed, final wirelength = 250208
PHY-1001 : Current memory(MB): used = 344, reserve = 317, peak = 344.
PHY-1001 : End export database. 0.009366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.616020s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (32.3%)

RUN-1003 : finish command "route" in  10.643605s wall, 3.390625s user + 0.031250s system = 3.421875s CPU (32.1%)

RUN-1004 : used memory is 290 MB, reserved memory is 266 MB, peak memory is 344 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1232   out of   5824   21.15%
#reg                     1177   out of   5824   20.21%
#le                      1566
  #lut only               389   out of   1566   24.84%
  #reg only               334   out of   1566   21.33%
  #lut&reg                843   out of   1566   53.83%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0    642
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1    147
#3        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1566   |1080    |152     |1183    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1558   |1076    |148     |1175    |0       |1       |
|    u_foc_controller   |foc_controller     |599    |393     |148     |227     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |273    |174     |85      |63      |0       |1       |
|        u_as5600_read  |i2c_register_read  |273    |174     |85      |63      |0       |0       |
|      u_hall_encoder   |hall_encoder       |176    |109     |33      |103     |0       |0       |
|        u_divider      |Divider            |110    |70      |18      |69      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1705  
    #2          2       215   
    #3          3       122   
    #4          4        40   
    #5        5-10       70   
    #6        11-50      91   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     3.00            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 978
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2279, pip num: 22338
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 231
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 738 valid insts, and 59166 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.380479s wall, 9.171875s user + 0.031250s system = 9.203125s CPU (386.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 264 MB, peak memory is 475 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_131628.log"
