

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Tue Oct 31 16:55:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3191864656|  3191864656|  31.919 sec|  31.919 sec|  3191864656|  3191864656|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- TILE_J                |  3191864655|  3191864655|  212790977|          -|          -|    15|        no|
        | + TILE_I               |   212790975|   212790975|   14186065|          -|          -|    15|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|    25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|    25|        no|
        |  ++ NOUT               |    14003776|    14003776|     218809|          -|          -|    64|        no|
        |   +++ TY               |      218807|      218807|      12871|          -|          -|    17|        no|
        |    ++++ TX             |       12869|       12869|        757|          -|          -|    17|        no|
        |     +++++ KY           |         747|         747|         83|          -|          -|     9|        no|
        |      ++++++ KX         |          81|          81|          9|          -|          -|     9|        no|
        |  ++ OUT_BUFFER_NOUT    |      175360|      175360|       2740|          -|          -|    64|        no|
        |   +++ OUT_BUFFER_TY    |        2737|        2737|        161|          -|          -|    17|        no|
        |    ++++ OUT_BUFFER_TX  |         153|         153|          9|          -|          -|    17|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1232|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      23|    -|
|Memory           |       40|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     538|    -|
|Register         |        -|     -|     975|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       40|     0|     975|    1793|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       13|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U10  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |                  Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_2_0_U  |conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|    625|   32|     1|        20000|
    |output_fm_buffer_1_U   |conv1_output_fm_buffer_1_RAM_AUTO_1R1W   |       38|  0|   0|    0|  18496|   32|     1|       591872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                         |       40|  0|   0|    0|  19121|   64|     2|       611872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln110_2_fu_1007_p2    |         +|   0|  0|  31|          24|          18|
    |add_ln110_fu_1046_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln111_fu_1097_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln112_fu_1216_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln114_5_fu_1060_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln114_6_fu_1081_p2    |         +|   0|  0|  22|          15|          15|
    |add_ln114_7_fu_1200_p2    |         +|   0|  0|  22|          15|          15|
    |add_ln114_fu_1034_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln32_fu_499_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln33_fu_523_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln46_1_fu_793_p2      |         +|   0|  0|  22|          15|           9|
    |add_ln46_fu_827_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln49_1_fu_899_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_837_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln50_fu_925_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln53_fu_941_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln54_fu_973_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln58_fu_979_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln62_fu_989_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln89_1_fu_533_p2      |         +|   0|  0|  17|          10|           5|
    |add_ln89_fu_549_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln90_fu_669_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln93_1_fu_687_p2      |         +|   0|  0|  13|           6|           4|
    |add_ln93_fu_697_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln97_1_fu_764_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln97_2_fu_648_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln97_fu_759_p2        |         +|   0|  0|  64|          64|          64|
    |empty_110_fu_815_p2       |         +|   0|  0|  19|          12|          12|
    |empty_111_fu_866_p2       |         +|   0|  0|  19|          12|          12|
    |empty_113_fu_887_p2       |         +|   0|  0|  22|          15|          15|
    |empty_114_fu_909_p2       |         +|   0|  0|  22|          15|          15|
    |empty_116_fu_947_p2       |         +|   0|  0|  12|           5|           5|
    |empty_118_fu_1103_p2      |         +|   0|  0|  15|           8|           8|
    |empty_120_fu_1170_p2      |         +|   0|  0|  64|          64|          64|
    |empty_fu_565_p2           |         +|   0|  0|  17|          10|          10|
    |tmp10_fu_1165_p2          |         +|   0|  0|  64|          64|          64|
    |tmp11_fu_1156_p2          |         +|   0|  0|  32|          25|          25|
    |tmp1_fu_555_p2            |         +|   0|  0|  13|           6|           4|
    |empty_119_fu_1132_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln97_fu_634_p2        |         -|   0|  0|  27|          20|          20|
    |and_ln119_fu_1257_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln110_fu_1040_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln111_fu_1091_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln112_fu_1210_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln119_1_fu_1245_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln119_fu_1239_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln32_fu_493_p2       |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln33_fu_517_p2       |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln46_fu_821_p2       |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln49_fu_893_p2       |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln50_fu_919_p2       |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln53_fu_935_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln54_2_fu_711_p2     |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln54_3_fu_967_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln54_fu_578_p2       |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln89_fu_543_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_fu_663_p2       |      icmp|   0|  0|  12|           5|           4|
    |or_ln119_fu_1251_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln53_2_fu_725_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_600_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln123_fu_1263_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln53_10_fu_739_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln53_9_fu_731_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln53_fu_592_p3     |    select|   0|  0|   8|           1|           1|
    |yClamped_fu_606_p3        |    select|   0|  0|  10|           1|          10|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1232|         791|         704|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |add51_lcssa17_reg_415         |    9|          2|   32|         64|
    |add51_lcssa_lcssa18_reg_393   |    9|          2|   32|         64|
    |ap_NS_fsm                     |  242|         55|    1|         55|
    |bx_reg_325                    |    9|          2|    5|         10|
    |by_reg_302                    |    9|          2|    5|         10|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |grp_fu_471_p0                 |   14|          3|   32|         96|
    |grp_fu_471_p1                 |   14|          3|   32|         96|
    |input_fm_buffer_2_0_address0  |   14|          3|   10|         30|
    |kx_reg_404                    |    9|          2|    4|          8|
    |ky_reg_382                    |    9|          2|    4|          8|
    |m_axi_gmem_ARADDR             |   14|          3|   64|        192|
    |m_axi_gmem_ARLEN              |   14|          3|   32|         96|
    |nout_2_reg_427                |    9|          2|    7|         14|
    |nout_reg_336                  |    9|          2|    7|         14|
    |output_fm_buffer_1_address0   |   14|          3|   15|         45|
    |output_fm_buffer_1_d0         |   14|          3|   32|         96|
    |phi_mul39_reg_347             |    9|          2|   15|         30|
    |phi_mul41_reg_438             |    9|          2|   24|         48|
    |phi_mul_reg_313               |    9|          2|   10|         20|
    |ti_reg_290                    |    9|          2|    4|          8|
    |tj_fu_174                     |    9|          2|    4|          8|
    |tx_1_reg_460                  |    9|          2|    5|         10|
    |tx_reg_370                    |    9|          2|    5|         10|
    |ty_3_reg_449                  |    9|          2|    5|         10|
    |ty_reg_358                    |    9|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  538|        120|  396|       1062|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add51_lcssa17_reg_415               |  32|   0|   32|          0|
    |add51_lcssa_lcssa18_reg_393         |  32|   0|   32|          0|
    |add_ln110_2_reg_1472                |  24|   0|   24|          0|
    |add_ln110_reg_1485                  |   7|   0|    7|          0|
    |add_ln111_reg_1508                  |   5|   0|    5|          0|
    |add_ln112_reg_1527                  |   5|   0|    5|          0|
    |add_ln114_6_reg_1500                |  15|   0|   15|          0|
    |add_ln114_reg_1477                  |  12|   0|   12|          0|
    |add_ln32_reg_1296                   |   4|   0|    4|          0|
    |add_ln33_reg_1314                   |   4|   0|    4|          0|
    |add_ln46_1_reg_1361                 |  15|   0|   15|          0|
    |add_ln46_reg_1374                   |   7|   0|    7|          0|
    |add_ln49_1_reg_1393                 |   5|   0|    5|          0|
    |add_ln50_reg_1406                   |   5|   0|    5|          0|
    |add_ln53_reg_1419                   |   4|   0|    4|          0|
    |add_ln54_reg_1432                   |   4|   0|    4|          0|
    |add_ln89_1_reg_1319                 |  10|   0|   10|          0|
    |add_ln89_reg_1327                   |   5|   0|    5|          0|
    |add_ln90_reg_1345                   |   5|   0|    5|          0|
    |ap_CS_fsm                           |  54|   0|   54|          0|
    |bx_reg_325                          |   5|   0|    5|          0|
    |by_reg_302                          |   5|   0|    5|          0|
    |empty_110_reg_1366                  |  12|   0|   12|          0|
    |empty_113_reg_1385                  |  15|   0|   15|          0|
    |empty_117_reg_1495                  |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_1356          |  32|   0|   32|          0|
    |gmem_addr_14_reg_1350               |  64|   0|   64|          0|
    |gmem_addr_15_reg_1513               |  64|   0|   64|          0|
    |gmem_addr_read_reg_1442             |  32|   0|   32|          0|
    |gmem_addr_reg_1379                  |  64|   0|   64|          0|
    |input_fm_buffer_2_0_addr_reg_1337   |  10|   0|   10|          0|
    |input_fm_buffer_2_0_load_reg_1447   |  32|   0|   32|          0|
    |kx_reg_404                          |   4|   0|    4|          0|
    |ky_reg_382                          |   4|   0|    4|          0|
    |mul_ln62_reg_1424                   |  10|   0|   10|          0|
    |mul_reg_1457                        |  32|   0|   32|          0|
    |nout_2_reg_427                      |   7|   0|    7|          0|
    |nout_reg_336                        |   7|   0|    7|          0|
    |output_fm_buffer_1_addr_reg_1398    |  15|   0|   15|          0|
    |output_fm_buffer_1_load_1_reg_1532  |  32|   0|   32|          0|
    |phi_mul39_reg_347                   |  15|   0|   15|          0|
    |phi_mul41_reg_438                   |  24|   0|   24|          0|
    |phi_mul_reg_313                     |  10|   0|   10|          0|
    |select_ln123_reg_1543               |  32|   0|   32|          0|
    |sext_ln90_reg_1332                  |  62|   0|   64|          2|
    |ti_reg_290                          |   4|   0|    4|          0|
    |tj_fu_174                           |   4|   0|    4|          0|
    |tmp_reg_1301                        |   8|   0|    8|          0|
    |tx_1_reg_460                        |   5|   0|    5|          0|
    |tx_reg_370                          |   5|   0|    5|          0|
    |ty_3_reg_449                        |   5|   0|    5|          0|
    |ty_reg_358                          |   5|   0|    5|          0|
    |value_reg_1537                      |  32|   0|   32|          0|
    |zext_ln110_1_reg_1467               |  24|   0|   25|          1|
    |zext_ln33_reg_1306                  |   8|   0|   10|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 975|   0|  980|          5|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_423_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_423_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_423_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_423_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_423_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_427_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_427_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_427_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_427_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_431_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_431_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_431_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_431_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_431_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 16 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 17 37 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 18 
28 --> 29 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 3 
38 --> 39 
39 --> 40 37 
40 --> 41 
41 --> 42 50 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 41 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 55 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_26, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:9]   --->   Operation 58 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:9]   --->   Operation 59 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:9]   --->   Operation 60 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 0, i4 %tj" [src/conv1.cpp:32]   --->   Operation 61 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_I" [src/conv1.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv1.cpp:32]   --->   Operation 63 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tj_1, i4 15" [src/conv1.cpp:32]   --->   Operation 64 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %tj_1, i4 1" [src/conv1.cpp:32]   --->   Operation 65 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_I.split, void %for.end72" [src/conv1.cpp:32]   --->   Operation 66 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:32]   --->   Operation 68 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv1.cpp:32]   --->   Operation 69 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %tmp" [src/conv1.cpp:33]   --->   Operation 70 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln33 = br void %NOUT" [src/conv1.cpp:33]   --->   Operation 71 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [src/conv1.cpp:73]   --->   Operation 72 'ret' 'ret_ln73' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split" [src/conv1.cpp:33]   --->   Operation 73 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:33]   --->   Operation 74 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %ti, i4 1" [src/conv1.cpp:33]   --->   Operation 75 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70" [src/conv1.cpp:33]   --->   Operation 76 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:33]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:33]   --->   Operation 78 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln89 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 79 'br' 'br_ln89' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %tj" [src/conv1.cpp:32]   --->   Operation 80 'store' 'store_ln32' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_I" [src/conv1.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln89, void %for.inc22.i, i5 0, void %NOUT.split" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 82 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln89_1, void %for.inc22.i, i10 0, void %NOUT.split" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 83 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln89_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 84 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %by" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 85 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.78ns)   --->   "%icmp_ln89 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 86 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln89 = add i5 %by, i5 1" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 87 'add' 'add_ln89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 88 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 90 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln89, i6 60" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 91 'add' 'tmp1' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 92 'sext' 'tmp1_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp1_cast, i10 %zext_ln33" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 93 'add' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 94 'bitselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 95 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 96 'bitselect' 'tmp_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln53 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 97 'select' 'select_ln53' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln53 = or i1 %tmp_9, i1 %icmp_ln54" [src/srcnn.cpp:53->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 98 'or' 'or_ln53' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln53, i10 %select_ln53, i10 %empty" [src/srcnn.cpp:53->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 99 'select' 'yClamped' <Predicate = (!icmp_ln89)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln97_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 101 'bitconcatenate' 'shl_ln97_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i12 %shl_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 102 'sext' 'sext_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.89ns)   --->   "%sub_ln97 = sub i20 %shl_ln, i20 %sext_ln97" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 103 'sub' 'sub_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i20 %sub_ln97" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 104 'sext' 'sext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 105 'br' 'br_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_4 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln46 = br void %TY" [src/conv1.cpp:46]   --->   Operation 106 'br' 'br_ln46' <Predicate = (icmp_ln89)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln90, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 107 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %bx" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 108 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln97_2 = add i10 %phi_mul, i10 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 109 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i10 %add_ln97_2" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 110 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 111 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %bx" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 112 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 113 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln90 = add i5 %bx, i5 1" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 114 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 115 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 116 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %tmp4" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 117 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i6 %zext_ln90, i6 60" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 118 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i6 %add_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 119 'sext' 'sext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln93 = add i10 %sext_ln93, i10 %zext_ln93" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 120 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_10)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 121 'bitselect' 'tmp_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.78ns)   --->   "%icmp_ln54_2 = icmp_sgt  i10 %add_ln93, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 122 'icmp' 'icmp_ln54_2' <Predicate = (!icmp_ln90)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_10)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 123 'bitselect' 'tmp_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_10)   --->   "%or_ln53_2 = or i1 %tmp_11, i1 %icmp_ln54_2" [src/srcnn.cpp:53->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 124 'or' 'or_ln53_2' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_10)   --->   "%select_ln53_9 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 125 'select' 'select_ln53_9' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln53_10 = select i1 %or_ln53_2, i10 %select_ln53_9, i10 %add_ln93" [src/srcnn.cpp:53->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 126 'select' 'select_ln53_10' <Predicate = (!icmp_ln90)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln97_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln53_10, i2 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 127 'bitconcatenate' 'shl_ln97_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i12 %shl_ln97_2" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 128 'sext' 'sext_ln97_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i64 %sext_ln97_2, i64 %input_ftmap_read" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 129 'add' 'add_ln97' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i64 %add_ln97, i64 %sext_ln90" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 130 'add' 'add_ln97_1' <Predicate = (!icmp_ln90)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97_1, i32 2, i32 63" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 131 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i62 %trunc_ln9" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 132 'sext' 'sext_ln97_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 133 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln89 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 134 'br' 'br_ln89' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 137 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 138 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 139 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 140 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 141 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 142 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 143 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_14" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 143 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 145 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i32 %gmem_addr_14_read" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 146 'bitcast' 'bitcast_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %bitcast_ln97, i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 147 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 148 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.08>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln46, void %for.inc64, i7 0, void %TY.preheader" [src/conv1.cpp:46]   --->   Operation 149 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%phi_mul39 = phi i15 %add_ln46_1, void %for.inc64, i15 0, void %TY.preheader" [src/conv1.cpp:46]   --->   Operation 150 'phi' 'phi_mul39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.84ns)   --->   "%add_ln46_1 = add i15 %phi_mul39, i15 324" [src/conv1.cpp:46]   --->   Operation 151 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:46]   --->   Operation 152 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:46]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_s" [src/conv1.cpp:46]   --->   Operation 154 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.79ns)   --->   "%empty_110 = add i12 %tmp_17_cast, i12 %nout_cast" [src/conv1.cpp:46]   --->   Operation 155 'add' 'empty_110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.77ns)   --->   "%icmp_ln46 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:46]   --->   Operation 156 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.77ns)   --->   "%add_ln46 = add i7 %nout, i7 1" [src/conv1.cpp:46]   --->   Operation 157 'add' 'add_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %TY.split, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:46]   --->   Operation 158 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:46]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:46]   --->   Operation 160 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i15 %phi_mul39" [src/conv1.cpp:49]   --->   Operation 161 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.08ns)   --->   "%add_ln49 = add i64 %zext_ln49, i64 %conv1_weights_read" [src/conv1.cpp:49]   --->   Operation 162 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/conv1.cpp:53]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln" [src/conv1.cpp:53]   --->   Operation 164 'sext' 'sext_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln53" [src/conv1.cpp:53]   --->   Operation 165 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.42ns)   --->   "%br_ln49 = br void %TX" [src/conv1.cpp:49]   --->   Operation 166 'br' 'br_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_16 : Operation 167 [1/1] (0.42ns)   --->   "%br_ln110 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 167 'br' 'br_ln110' <Predicate = (icmp_ln46)> <Delay = 0.42>

State 17 <SV = 5> <Delay = 1.65>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split" [src/conv1.cpp:49]   --->   Operation 168 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:49]   --->   Operation 169 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.80ns)   --->   "%empty_111 = add i12 %empty_110, i12 %ty_cast" [src/conv1.cpp:46]   --->   Operation 170 'add' 'empty_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_111" [src/conv1.cpp:46]   --->   Operation 171 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%empty_112 = trunc i12 %empty_111" [src/conv1.cpp:46]   --->   Operation 172 'trunc' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_112, i4 0" [src/conv1.cpp:46]   --->   Operation 173 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.84ns)   --->   "%empty_113 = add i15 %p_shl1, i15 %p_cast" [src/conv1.cpp:46]   --->   Operation 174 'add' 'empty_113' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:49]   --->   Operation 175 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %ty, i5 1" [src/conv1.cpp:49]   --->   Operation 176 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64" [src/conv1.cpp:49]   --->   Operation 177 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:49]   --->   Operation 179 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln50 = br void %KY" [src/conv1.cpp:50]   --->   Operation 180 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln46 = br void %TY" [src/conv1.cpp:46]   --->   Operation 181 'br' 'br_ln46' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.84>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split" [src/conv1.cpp:50]   --->   Operation 182 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:50]   --->   Operation 183 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.84ns)   --->   "%empty_114 = add i15 %empty_113, i15 %tx_cast" [src/conv1.cpp:46]   --->   Operation 184 'add' 'empty_114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast50 = zext i15 %empty_114" [src/conv1.cpp:46]   --->   Operation 185 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast50" [src/conv1.cpp:46]   --->   Operation 186 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:50]   --->   Operation 187 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %tx, i5 1" [src/conv1.cpp:50]   --->   Operation 188 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61" [src/conv1.cpp:50]   --->   Operation 189 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln49 = br void %TX" [src/conv1.cpp:49]   --->   Operation 190 'br' 'br_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 191 [8/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 191 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 192 [7/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 192 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 193 [6/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 193 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 194 [5/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 194 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 195 [4/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 195 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 196 [3/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 196 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 197 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 197 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_25 : Operation 198 [2/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 198 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:50]   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv1.cpp:50]   --->   Operation 200 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 201 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_26 : Operation 202 [1/8] (7.30ns)   --->   "%empty_115 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 202 'readreq' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 203 [1/1] (0.42ns)   --->   "%br_ln53 = br void %KX" [src/conv1.cpp:53]   --->   Operation 203 'br' 'br_ln53' <Predicate = true> <Delay = 0.42>

State 27 <SV = 15> <Delay = 2.03>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln53, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:53]   --->   Operation 204 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 205 'phi' 'add51_lcssa_lcssa18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %ky" [src/conv1.cpp:53]   --->   Operation 206 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:53]   --->   Operation 207 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %ky, i4 1" [src/conv1.cpp:53]   --->   Operation 208 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %KX.split, void %for.inc58" [src/conv1.cpp:53]   --->   Operation 209 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:53]   --->   Operation 211 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.78ns)   --->   "%empty_116 = add i5 %zext_ln53, i5 %ty" [src/conv1.cpp:53]   --->   Operation 212 'add' 'empty_116' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_116" [src/conv1.cpp:62]   --->   Operation 213 'zext' 'zext_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (1.23ns)   --->   "%mul_ln62 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 214 'mul' 'mul_ln62' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.42ns)   --->   "%br_ln54 = br void %NIN" [src/conv1.cpp:54]   --->   Operation 215 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_27 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 216 'store' 'store_ln62' <Predicate = (icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln50 = br void %KY" [src/conv1.cpp:50]   --->   Operation 217 'br' 'br_ln50' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 2.81>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln54, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:54]   --->   Operation 218 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split" [src/conv1.cpp:62]   --->   Operation 219 'phi' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %kx" [src/conv1.cpp:54]   --->   Operation 220 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.79ns)   --->   "%icmp_ln54_3 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:54]   --->   Operation 221 'icmp' 'icmp_ln54_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.79ns)   --->   "%add_ln54 = add i4 %kx, i4 1" [src/conv1.cpp:54]   --->   Operation 222 'add' 'add_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_3, void %NIN.split, void %for.inc55" [src/conv1.cpp:54]   --->   Operation 223 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %zext_ln54, i5 %tx" [src/conv1.cpp:58]   --->   Operation 224 'add' 'add_ln58' <Predicate = (!icmp_ln54_3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln58" [src/conv1.cpp:62]   --->   Operation 225 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.78ns)   --->   "%add_ln62 = add i10 %mul_ln62, i10 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 226 'add' 'add_ln62' <Predicate = (!icmp_ln54_3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62" [src/conv1.cpp:62]   --->   Operation 227 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 228 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_28 : Operation 229 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:62]   --->   Operation 229 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln54_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln53 = br void %KX" [src/conv1.cpp:53]   --->   Operation 230 'br' 'br_ln53' <Predicate = (icmp_ln54_3)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 231 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [src/conv1.cpp:62]   --->   Operation 231 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 232 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:62]   --->   Operation 232 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 30 <SV = 18> <Delay = 7.01>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:62]   --->   Operation 233 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load'
ST_30 : Operation 234 [3/3] (5.69ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 234 'fmul' 'mul' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 7.01>
ST_31 : Operation 235 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 235 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.01>
ST_32 : Operation 236 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 236 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 6.43>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%add = fadd i32 %add51_lcssa17, i32 %mul'
ST_33 : Operation 237 [4/4] (5.11ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 237 'fadd' 'add' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.43>
ST_34 : Operation 238 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 238 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.43>
ST_35 : Operation 239 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 239 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.43>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:54]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:54]   --->   Operation 241 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 242 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln54 = br void %NIN" [src/conv1.cpp:54]   --->   Operation 243 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 37 <SV = 5> <Delay = 1.23>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln110, void %for.inc33.i, i7 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 244 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%phi_mul41 = phi i24 %add_ln110_2, void %for.inc33.i, i24 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 245 'phi' 'phi_mul41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i24 %phi_mul41" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 246 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.93ns)   --->   "%add_ln110_2 = add i24 %phi_mul41, i24 260100" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 247 'add' 'add_ln110_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i7 %nout_2" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 248 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i7 %nout_2" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 249 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 250 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i11 %tmp_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 251 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.79ns)   --->   "%add_ln114 = add i12 %zext_ln114_4, i12 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 252 'add' 'add_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 253 [1/1] (0.77ns)   --->   "%icmp_ln110 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 253 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 254 [1/1] (0.77ns)   --->   "%add_ln110 = add i7 %nout_2, i7 1" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 254 'add' 'add_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %OUT_BUFFER_TY.i.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 255 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln110" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 256 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_37 : Operation 257 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 257 'load' 'conv1_biases_load' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln33 = br void %NOUT" [src/conv1.cpp:33]   --->   Operation 258 'br' 'br_ln33' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 38 <SV = 6> <Delay = 1.23>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 260 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 261 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 261 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "%empty_117 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 262 'bitcast' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 263 [1/1] (0.42ns)   --->   "%br_ln111 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 263 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 39 <SV = 7> <Delay = 3.39>
ST_39 : Operation 264 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln111, void %for.inc30.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 264 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i5 %ty_3" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 265 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 266 [1/1] (0.80ns)   --->   "%add_ln114_5 = add i12 %add_ln114, i12 %zext_ln114_5" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 266 'add' 'add_ln114_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i12 %add_ln114_5" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 267 'zext' 'zext_ln114_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i12 %add_ln114_5" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 268 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln114, i4 0" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 269 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 270 [1/1] (0.84ns)   --->   "%add_ln114_6 = add i15 %p_shl3, i15 %zext_ln114_6" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 270 'add' 'add_ln114_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %ty_3" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 271 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %ty_3, i5 17" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 272 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %ty_3, i5 1" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 273 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %OUT_BUFFER_TX.i.split, void %for.inc33.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 274 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (0.76ns)   --->   "%empty_118 = add i8 %zext_ln111, i8 %tmp" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 275 'add' 'empty_118' <Predicate = (!icmp_ln111)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_118, i10 0" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 276 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i18 %p_shl6" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 277 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_118, i2 0" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 278 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 279 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 280 [1/1] (0.87ns)   --->   "%empty_119 = sub i19 %p_shl6_cast, i19 %p_shl7_cast" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 280 'sub' 'empty_119' <Predicate = (!icmp_ln111)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%p_cast21 = sext i19 %empty_119" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 281 'sext' 'p_cast21' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv1.cpp:33]   --->   Operation 282 'bitconcatenate' 'tmp9' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i10 %tmp9" [src/conv1.cpp:33]   --->   Operation 283 'zext' 'tmp9_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (0.93ns)   --->   "%tmp11 = add i25 %zext_ln110_1, i25 %p_cast21" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 284 'add' 'tmp11' <Predicate = (!icmp_ln111)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i25 %tmp11" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 285 'sext' 'tmp11_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i64 %tmp11_cast, i64 %output_ftmap_read" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 286 'add' 'tmp10' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 287 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_120 = add i64 %tmp10, i64 %tmp9_cast" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 287 'add' 'empty_120' <Predicate = (!icmp_ln111)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_120, i32 2, i32 63" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 288 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i62 %trunc_ln1" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 289 'sext' 'sext_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln112" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 290 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln110 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 291 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 40 <SV = 8> <Delay = 7.30>
ST_40 : Operation 292 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 292 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 293 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (7.30ns)   --->   "%empty_121 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_15, i32 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 294 'writereq' 'empty_121' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 295 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 295 'br' 'br_ln112' <Predicate = true> <Delay = 0.42>

State 41 <SV = 9> <Delay = 2.07>
ST_41 : Operation 296 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln112, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 296 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i5 %tx_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 297 'zext' 'zext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 298 [1/1] (0.84ns)   --->   "%add_ln114_7 = add i15 %add_ln114_6, i15 %zext_ln114_7" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 298 'add' 'add_ln114_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i15 %add_ln114_7" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 299 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 300 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln114_8" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 300 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 301 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i5 %tx_1, i5 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 301 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln112 = add i5 %tx_1, i5 1" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 302 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.body8.i.split, void %for.inc30.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 303 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 304 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 304 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_41 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 0, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 305 'store' 'store_ln116' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 42 <SV = 10> <Delay = 1.23>
ST_42 : Operation 306 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 306 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 43 <SV = 11> <Delay = 6.43>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 307 '%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117'
ST_43 : Operation 307 [4/4] (5.11ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 307 'fadd' 'value' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 12> <Delay = 6.43>
ST_44 : Operation 308 [3/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 308 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 6.43>
ST_45 : Operation 309 [2/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 309 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 14> <Delay = 6.43>
ST_46 : Operation 310 [1/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 310 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 2.78>
ST_47 : [1/1] (0.42ns)   --->   Input mux for Operation 311 '%tmp_6 = fcmp_olt  i32 %value, i32 0'
ST_47 : Operation 311 [2/2] (2.35ns)   --->   "%tmp_6 = fcmp_olt  i32 %value, i32 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 311 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 3.23>
ST_48 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %value" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 312 'bitcast' 'bitcast_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln119, i32 23, i32 30" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 313 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %bitcast_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 314 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 315 [1/1] (0.76ns)   --->   "%icmp_ln119 = icmp_ne  i8 %tmp_5, i8 255" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 315 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 316 [1/1] (0.92ns)   --->   "%icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 316 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %value, i32 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%and_ln119 = and i1 %or_ln119, i1 %tmp_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 320 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln123 = select i1 %and_ln119, i32 0, i32 %bitcast_ln119" [src/conv1.cpp:123->src/conv1.cpp:71]   --->   Operation 320 'select' 'select_ln123' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 17> <Delay = 7.30>
ST_49 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 322 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_15, i32 %select_ln123, i4 15" [src/conv1.cpp:123->src/conv1.cpp:71]   --->   Operation 323 'write' 'write_ln123' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 324 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 50 <SV = 10> <Delay = 7.30>
ST_50 : Operation 325 [5/5] (7.30ns)   --->   "%empty_122 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_15" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 325 'writeresp' 'empty_122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 11> <Delay = 7.30>
ST_51 : Operation 326 [4/5] (7.30ns)   --->   "%empty_122 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_15" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 326 'writeresp' 'empty_122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 12> <Delay = 7.30>
ST_52 : Operation 327 [3/5] (7.30ns)   --->   "%empty_122 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_15" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 327 'writeresp' 'empty_122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 13> <Delay = 7.30>
ST_53 : Operation 328 [2/5] (7.30ns)   --->   "%empty_122 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_15" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 328 'writeresp' 'empty_122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 14> <Delay = 7.30>
ST_54 : Operation 329 [1/5] (7.30ns)   --->   "%empty_122 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_15" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 329 'writeresp' 'empty_122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln111 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 330 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
output_ftmap_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111]
conv1_weights_read         (read             ) [ 0011111111111111111111111111111111111111111111111111111]
input_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln32                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tj_1                       (load             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln32                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln32                   (add              ) [ 0001111111111111111111111111111111111111111111111111111]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln32          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp                        (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111]
zext_ln33                  (zext             ) [ 0001111111111111111111111111111111111111111111111111111]
br_ln33                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ret_ln73                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
ti                         (phi              ) [ 0001111111111111000000000000000000000011111111111111111]
icmp_ln33                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln33                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln33                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln33     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln33          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln89                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln32                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
by                         (phi              ) [ 0000100000000000000000000000000000000000000000000000000]
phi_mul                    (phi              ) [ 0000111111111111000000000000000000000000000000000000000]
add_ln89_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln89                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln89                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln89                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln89                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln89     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln89          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp1                       (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp1_cast                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_9                      (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln54                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_10                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln53                (select           ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln53                    (or               ) [ 0000000000000000000000000000000000000000000000000000000]
yClamped                   (select           ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln97_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
sub_ln97                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln90                  (sext             ) [ 0000011111111111000000000000000000000000000000000000000]
br_ln90                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
bx                         (phi              ) [ 0000010000000000000000000000000000000000000000000000000]
zext_ln97                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln97_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr   (getelementptr    ) [ 0000001111111111000000000000000000000000000000000000000]
zext_ln90                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln90                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln90                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln90                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp4                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln93                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln93_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln93                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln93                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_11                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln54_2                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_12                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln53_2                  (or               ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln53_9              (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln53_10             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln97_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97_2                (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln9                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_14               (getelementptr    ) [ 0000001111111110000000000000000000000000000000000000000]
br_ln89                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
gmem_load_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_14_read          (read             ) [ 0000000000000001000000000000000000000000000000000000000]
speclooptripcount_ln90     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln90          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln97               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln97                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln90                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
nout                       (phi              ) [ 0000000000000000100000000000000000000000000000000000000]
phi_mul39                  (phi              ) [ 0000000000000000100000000000000000000000000000000000000]
add_ln46_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
nout_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_17_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_110                  (add              ) [ 0000000000000000011111111111111111111000000000000000000]
icmp_ln46                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln46                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln46     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln46          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln49                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln49                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln53                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr    ) [ 0000000000000000011111111111111111111000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln110                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ty                         (phi              ) [ 0000000000000000010111111111111111111000000000000000000]
ty_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_111                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_112                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
empty_113                  (add              ) [ 0000000000000000001111111111111111111000000000000000000]
icmp_ln49                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln49_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln49                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln49     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln49          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln50                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
tx                         (phi              ) [ 0000000000000000001000000000111111111000000000000000000]
tx_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_114                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast50                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr    (getelementptr    ) [ 0000000000000000000111111111111111111000000000000000000]
icmp_ln50                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln50                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln50                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln50     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln50          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load    (load             ) [ 0011111111111111111111111111111111111111111111111111111]
empty_115                  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ky                         (phi              ) [ 0000000000000000000000000001000000000000000000000000000]
add51_lcssa_lcssa18        (phi              ) [ 0000000000000000000000000001111111111000000000000000000]
zext_ln53                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln53                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln53                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln53                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln53     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln53          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty_116                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
mul_ln62                   (mul              ) [ 0000000000000000000000000000111111111000000000000000000]
br_ln54                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln62                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln50                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
kx                         (phi              ) [ 0000000000000000000000000000100000000000000000000000000]
add51_lcssa17              (phi              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln54                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln54_3                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln54                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln54                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln58                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln62                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62_2                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_1 (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
gmem_addr_read             (read             ) [ 0000000000000000000000000000001000000000000000000000000]
input_fm_buffer_2_0_load   (load             ) [ 0000000000000000000000000000001110000000000000000000000]
bitcast_ln62               (bitcast          ) [ 0000000000000000000000000000000110000000000000000000000]
mul                        (fmul             ) [ 0000000000000000000000000000000001111000000000000000000]
speclooptripcount_ln54     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln54          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
add                        (fadd             ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln54                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
nout_2                     (phi              ) [ 0000000000000000000000000000000000000100000000000000000]
phi_mul41                  (phi              ) [ 0000000000000000000000000000000000000100000000000000000]
zext_ln110_1               (zext             ) [ 0000000000000000000000000000000000000011111111111111111]
add_ln110_2                (add              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln110                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_4               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114                  (add              ) [ 0000000000000000000000000000000000000011111111111111111]
icmp_ln110                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln110                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln110                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
conv1_biases_addr          (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000]
br_ln33                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln110    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln110         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
conv1_biases_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_117                  (bitcast          ) [ 0000000000000000000000000000000000000001111111111111111]
br_ln111                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ty_3                       (phi              ) [ 0000000000000000000000000000000000000001000000000000000]
zext_ln114_5               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_5                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_6               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln114                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl3                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_6                (add              ) [ 0000000000000000000000000000000000000000111111111100000]
zext_ln111                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln111                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln111                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln111                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
empty_118                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl6                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl6_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl7                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl7_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_119                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast21                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp9                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp9_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp11                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp11_cast                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp10                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
empty_120                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln1                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln112                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_15               (getelementptr    ) [ 0000000000000000000000000000000000000000111111111111111]
br_ln110                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln111    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln111         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty_121                  (writereq         ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln112                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
tx_1                       (phi              ) [ 0000000000000000000000000000000000000000010000000000000]
zext_ln114_7               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_7                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_8               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000]
icmp_ln112                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln112                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln112                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln116                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load_1  (load             ) [ 0000000000000000000000000000000000000000000111100000000]
value                      (fadd             ) [ 0000000000000000000000000000000000000000000000011000000]
bitcast_ln119              (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_5                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln119                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln119                 (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln119_1               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln119                   (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_6                      (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln119                  (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln123               (select           ) [ 0000000000000000000000000000000000000000000000000100000]
speclooptripcount_ln112    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln112         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln123                (write            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln112                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
empty_122                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln111                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="tj_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_ftmap_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv1_weights_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_ftmap_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_14_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="9"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_readreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="3"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_115/19 "/>
</bind>
</comp>

<comp id="215" class="1004" name="gmem_addr_read_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="13"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/29 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_writeresp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_121/40 empty_122/50 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln123_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="10"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/49 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln97/15 input_fm_buffer_2_0_load/28 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_fm_buffer_1_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="15" slack="0"/>
<pin id="252" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/18 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/25 store_ln62/27 output_fm_buffer_1_load_1/41 store_ln116/41 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_fm_buffer_2_0_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_1/28 "/>
</bind>
</comp>

<comp id="268" class="1004" name="conv1_biases_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/37 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/37 "/>
</bind>
</comp>

<comp id="281" class="1004" name="output_fm_buffer_1_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="15" slack="0"/>
<pin id="285" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_1/41 "/>
</bind>
</comp>

<comp id="290" class="1005" name="ti_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="ti_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="by_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="by_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="phi_mul_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="1"/>
<pin id="315" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="phi_mul_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="bx_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="1"/>
<pin id="327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="bx_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="nout_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="nout_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/16 "/>
</bind>
</comp>

<comp id="347" class="1005" name="phi_mul39_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="1"/>
<pin id="349" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul39 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_mul39_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul39/16 "/>
</bind>
</comp>

<comp id="358" class="1005" name="ty_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="ty_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/17 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tx_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="1"/>
<pin id="372" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="tx_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/18 "/>
</bind>
</comp>

<comp id="382" class="1005" name="ky_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="ky_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/27 "/>
</bind>
</comp>

<comp id="393" class="1005" name="add51_lcssa_lcssa18_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_lcssa_lcssa18 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="add51_lcssa_lcssa18_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_lcssa_lcssa18/27 "/>
</bind>
</comp>

<comp id="404" class="1005" name="kx_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="kx_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/28 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add51_lcssa17_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_lcssa17 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="add51_lcssa17_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="32" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_lcssa17/28 "/>
</bind>
</comp>

<comp id="427" class="1005" name="nout_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout_2 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="nout_2_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout_2/37 "/>
</bind>
</comp>

<comp id="438" class="1005" name="phi_mul41_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="1"/>
<pin id="440" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul41 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="phi_mul41_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="24" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul41/37 "/>
</bind>
</comp>

<comp id="449" class="1005" name="ty_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="1"/>
<pin id="451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_3 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="ty_3_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_3/39 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tx_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_1 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="tx_1_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_1/41 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/33 value/43 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/30 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/47 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln32_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tj_1_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln32_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln32_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="0" index="2" bw="4" slack="0"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln33_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln33_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln33_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln32_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="1"/>
<pin id="531" dir="0" index="1" bw="4" slack="2"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln89_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln89_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln89_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln89_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp1_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="empty_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="2"/>
<pin id="568" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln54_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_10_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln53_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="0" index="2" bw="10" slack="0"/>
<pin id="596" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln53_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="yClamped_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="0" index="2" bw="10" slack="0"/>
<pin id="610" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="20" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln97_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_1/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln97_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="0"/>
<pin id="632" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln97_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="20" slack="0"/>
<pin id="636" dir="0" index="1" bw="12" slack="0"/>
<pin id="637" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln90_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="20" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln97_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln97_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="1"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln97_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln90_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln90_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="5" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln90_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="4" slack="2"/>
<pin id="678" dir="0" index="2" bw="4" slack="2"/>
<pin id="679" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln93_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln93_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln93_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln93_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_11_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln54_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_2/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_12_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="10" slack="0"/>
<pin id="720" dir="0" index="2" bw="5" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln53_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53_2/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln53_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="0"/>
<pin id="734" dir="0" index="2" bw="10" slack="0"/>
<pin id="735" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_9/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln53_10_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="10" slack="0"/>
<pin id="742" dir="0" index="2" bw="10" slack="0"/>
<pin id="743" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_10/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="shl_ln97_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_2/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln97_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_2/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln97_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="0" index="1" bw="64" slack="4"/>
<pin id="762" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln97_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="0"/>
<pin id="766" dir="0" index="1" bw="20" slack="1"/>
<pin id="767" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln9_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="62" slack="0"/>
<pin id="771" dir="0" index="1" bw="64" slack="0"/>
<pin id="772" dir="0" index="2" bw="3" slack="0"/>
<pin id="773" dir="0" index="3" bw="7" slack="0"/>
<pin id="774" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln97_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="62" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_1/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="gmem_addr_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="bitcast_ln97_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln97/15 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln46_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="15" slack="0"/>
<pin id="795" dir="0" index="1" bw="10" slack="0"/>
<pin id="796" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="nout_cast_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="0"/>
<pin id="801" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nout_cast/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_s_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="11" slack="0"/>
<pin id="805" dir="0" index="1" bw="7" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_17_cast_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/16 "/>
</bind>
</comp>

<comp id="815" class="1004" name="empty_110_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="0"/>
<pin id="817" dir="0" index="1" bw="7" slack="0"/>
<pin id="818" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/16 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln46_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="0"/>
<pin id="823" dir="0" index="1" bw="7" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/16 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln46_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/16 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln49_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="15" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln49_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="15" slack="0"/>
<pin id="839" dir="0" index="1" bw="64" slack="4"/>
<pin id="840" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/16 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="62" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="0"/>
<pin id="845" dir="0" index="2" bw="3" slack="0"/>
<pin id="846" dir="0" index="3" bw="7" slack="0"/>
<pin id="847" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sext_ln53_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="62" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="gmem_addr_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="0"/>
<pin id="858" dir="0" index="1" bw="64" slack="0"/>
<pin id="859" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="862" class="1004" name="ty_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="0"/>
<pin id="864" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/17 "/>
</bind>
</comp>

<comp id="866" class="1004" name="empty_111_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="1"/>
<pin id="868" dir="0" index="1" bw="5" slack="0"/>
<pin id="869" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_111/17 "/>
</bind>
</comp>

<comp id="871" class="1004" name="p_cast_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="0"/>
<pin id="873" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/17 "/>
</bind>
</comp>

<comp id="875" class="1004" name="empty_112_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="12" slack="0"/>
<pin id="877" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_112/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_shl1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="0"/>
<pin id="881" dir="0" index="1" bw="11" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/17 "/>
</bind>
</comp>

<comp id="887" class="1004" name="empty_113_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="15" slack="0"/>
<pin id="889" dir="0" index="1" bw="12" slack="0"/>
<pin id="890" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_113/17 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln49_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="0" index="1" bw="5" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/17 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln49_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tx_cast_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="0"/>
<pin id="907" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/18 "/>
</bind>
</comp>

<comp id="909" class="1004" name="empty_114_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="15" slack="1"/>
<pin id="911" dir="0" index="1" bw="5" slack="0"/>
<pin id="912" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_114/18 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_cast50_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast50/18 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln50_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="0"/>
<pin id="921" dir="0" index="1" bw="5" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln50_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/18 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln53_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/27 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln53_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="4" slack="0"/>
<pin id="937" dir="0" index="1" bw="4" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/27 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln53_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/27 "/>
</bind>
</comp>

<comp id="947" class="1004" name="empty_116_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="5" slack="10"/>
<pin id="950" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_116/27 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln62_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/27 "/>
</bind>
</comp>

<comp id="957" class="1004" name="mul_ln62_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="0" index="1" bw="6" slack="0"/>
<pin id="960" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/27 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln54_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="0"/>
<pin id="965" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/28 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln54_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="0"/>
<pin id="969" dir="0" index="1" bw="4" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_3/28 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln54_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/28 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln58_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="4" slack="0"/>
<pin id="981" dir="0" index="1" bw="5" slack="10"/>
<pin id="982" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/28 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln62_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="0"/>
<pin id="987" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/28 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln62_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="1"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/28 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln62_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/28 "/>
</bind>
</comp>

<comp id="999" class="1004" name="bitcast_ln62_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/30 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln110_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="24" slack="0"/>
<pin id="1005" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/37 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln110_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="24" slack="0"/>
<pin id="1009" dir="0" index="1" bw="19" slack="0"/>
<pin id="1010" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_2/37 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln110_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/37 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln114_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="0"/>
<pin id="1020" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/37 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="11" slack="0"/>
<pin id="1024" dir="0" index="1" bw="7" slack="0"/>
<pin id="1025" dir="0" index="2" bw="1" slack="0"/>
<pin id="1026" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/37 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln114_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="0"/>
<pin id="1032" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/37 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="add_ln114_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="11" slack="0"/>
<pin id="1036" dir="0" index="1" bw="7" slack="0"/>
<pin id="1037" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/37 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln110_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="0" index="1" bw="7" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/37 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln110_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="7" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/37 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="empty_117_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_117/38 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln114_5_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="0"/>
<pin id="1058" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/39 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="add_ln114_5_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="12" slack="2"/>
<pin id="1062" dir="0" index="1" bw="5" slack="0"/>
<pin id="1063" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_5/39 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln114_6_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="0"/>
<pin id="1067" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_6/39 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="trunc_ln114_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="12" slack="0"/>
<pin id="1071" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/39 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="p_shl3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="15" slack="0"/>
<pin id="1075" dir="0" index="1" bw="11" slack="0"/>
<pin id="1076" dir="0" index="2" bw="1" slack="0"/>
<pin id="1077" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/39 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln114_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="15" slack="0"/>
<pin id="1083" dir="0" index="1" bw="12" slack="0"/>
<pin id="1084" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_6/39 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln111_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="0"/>
<pin id="1089" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/39 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln111_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="5" slack="0"/>
<pin id="1093" dir="0" index="1" bw="5" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/39 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln111_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/39 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="empty_118_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="5" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="6"/>
<pin id="1106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_118/39 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_shl6_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="18" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="0"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/39 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="p_shl6_cast_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="18" slack="0"/>
<pin id="1118" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/39 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_shl7_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="0"/>
<pin id="1122" dir="0" index="1" bw="8" slack="0"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/39 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_shl7_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="0"/>
<pin id="1130" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/39 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="empty_119_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="18" slack="0"/>
<pin id="1134" dir="0" index="1" bw="10" slack="0"/>
<pin id="1135" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_119/39 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="p_cast21_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="19" slack="0"/>
<pin id="1140" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast21/39 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp9_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="0"/>
<pin id="1144" dir="0" index="1" bw="4" slack="5"/>
<pin id="1145" dir="0" index="2" bw="4" slack="5"/>
<pin id="1146" dir="0" index="3" bw="1" slack="0"/>
<pin id="1147" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp9/39 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp9_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/39 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp11_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="24" slack="2"/>
<pin id="1158" dir="0" index="1" bw="19" slack="0"/>
<pin id="1159" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/39 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp11_cast_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="25" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/39 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp10_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="25" slack="0"/>
<pin id="1167" dir="0" index="1" bw="64" slack="7"/>
<pin id="1168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/39 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="empty_120_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="64" slack="0"/>
<pin id="1172" dir="0" index="1" bw="10" slack="0"/>
<pin id="1173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_120/39 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="trunc_ln1_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="62" slack="0"/>
<pin id="1178" dir="0" index="1" bw="64" slack="0"/>
<pin id="1179" dir="0" index="2" bw="3" slack="0"/>
<pin id="1180" dir="0" index="3" bw="7" slack="0"/>
<pin id="1181" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/39 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sext_ln112_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="62" slack="0"/>
<pin id="1188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/39 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="gmem_addr_15_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="0"/>
<pin id="1192" dir="0" index="1" bw="64" slack="0"/>
<pin id="1193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/39 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="zext_ln114_7_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="5" slack="0"/>
<pin id="1198" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_7/41 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="add_ln114_7_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="15" slack="2"/>
<pin id="1202" dir="0" index="1" bw="5" slack="0"/>
<pin id="1203" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_7/41 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln114_8_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="15" slack="0"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_8/41 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="icmp_ln112_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="5" slack="0"/>
<pin id="1212" dir="0" index="1" bw="5" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/41 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="add_ln112_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/41 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="bitcast_ln119_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="2"/>
<pin id="1224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln119/48 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_5_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="0"/>
<pin id="1228" dir="0" index="2" bw="6" slack="0"/>
<pin id="1229" dir="0" index="3" bw="6" slack="0"/>
<pin id="1230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/48 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="trunc_ln119_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/48 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="icmp_ln119_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/48 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="icmp_ln119_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="23" slack="0"/>
<pin id="1247" dir="0" index="1" bw="23" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/48 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="or_ln119_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/48 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="and_ln119_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/48 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="select_ln123_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="32" slack="0"/>
<pin id="1266" dir="0" index="2" bw="32" slack="0"/>
<pin id="1267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/48 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tj_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="0"/>
<pin id="1273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1278" class="1005" name="output_ftmap_read_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="64" slack="7"/>
<pin id="1280" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1283" class="1005" name="conv1_weights_read_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="64" slack="4"/>
<pin id="1285" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1288" class="1005" name="input_ftmap_read_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="64" slack="4"/>
<pin id="1290" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1296" class="1005" name="add_ln32_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="4" slack="1"/>
<pin id="1298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="tmp_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="6"/>
<pin id="1303" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1306" class="1005" name="zext_ln33_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="10" slack="2"/>
<pin id="1308" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="add_ln33_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="0"/>
<pin id="1316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="add_ln89_1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="10" slack="0"/>
<pin id="1321" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="add_ln89_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="5" slack="0"/>
<pin id="1329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="sext_ln90_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="1"/>
<pin id="1334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="input_fm_buffer_2_0_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="10" slack="10"/>
<pin id="1339" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="add_ln90_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="5" slack="0"/>
<pin id="1347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="gmem_addr_14_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="gmem_addr_14_read_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read "/>
</bind>
</comp>

<comp id="1361" class="1005" name="add_ln46_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="15" slack="0"/>
<pin id="1363" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="empty_110_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="12" slack="1"/>
<pin id="1368" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_110 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="add_ln46_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="7" slack="0"/>
<pin id="1376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="gmem_addr_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="3"/>
<pin id="1381" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1385" class="1005" name="empty_113_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="15" slack="1"/>
<pin id="1387" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_113 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="add_ln49_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="5" slack="0"/>
<pin id="1395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="output_fm_buffer_1_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="15" slack="7"/>
<pin id="1400" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="1406" class="1005" name="add_ln50_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="5" slack="0"/>
<pin id="1408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="output_fm_buffer_1_load_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="1419" class="1005" name="add_ln53_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="4" slack="0"/>
<pin id="1421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="mul_ln62_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="1"/>
<pin id="1426" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="add_ln54_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="4" slack="0"/>
<pin id="1434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="input_fm_buffer_2_0_addr_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="10" slack="1"/>
<pin id="1439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr_1 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="gmem_addr_read_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1447" class="1005" name="input_fm_buffer_2_0_load_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_load "/>
</bind>
</comp>

<comp id="1452" class="1005" name="bitcast_ln62_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln62 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="mul_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1462" class="1005" name="add_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1467" class="1005" name="zext_ln110_1_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="25" slack="2"/>
<pin id="1469" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln110_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="add_ln110_2_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="24" slack="0"/>
<pin id="1474" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110_2 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln114_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="12" slack="2"/>
<pin id="1479" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="add_ln110_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="7" slack="0"/>
<pin id="1487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="conv1_biases_addr_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="6" slack="1"/>
<pin id="1492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1495" class="1005" name="empty_117_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="5"/>
<pin id="1497" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="empty_117 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="add_ln114_6_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="15" slack="2"/>
<pin id="1502" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln114_6 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="add_ln111_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="5" slack="0"/>
<pin id="1510" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="gmem_addr_15_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="output_fm_buffer_1_addr_1_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="15" slack="1"/>
<pin id="1521" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="add_ln112_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="5" slack="0"/>
<pin id="1529" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="output_fm_buffer_1_load_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="1"/>
<pin id="1534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="value_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="1543" class="1005" name="select_ln123_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="92" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="124" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="134" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="152" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="154" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="170" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="172" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="84" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="84" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="289"><net_src comp="156" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="100" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="402"><net_src comp="396" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="98" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="138" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="415" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="484"><net_src comp="156" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="42" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="52" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="490" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="490" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="294" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="294" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="537"><net_src comp="317" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="306" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="306" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="62" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="306" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="539" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="72" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="565" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="74" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="76" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="570" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="578" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="592" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="565" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="78" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="606" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="80" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="606" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="614" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="329" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="313" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="662"><net_src comp="329" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="329" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="62" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="329" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="64" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="52" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="290" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="290" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="659" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="683" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="72" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="74" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="697" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="72" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="697" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="74" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="703" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="711" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="717" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="76" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="725" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="731" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="697" pin="2"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="80" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="739" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="82" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="86" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="764" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="88" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="90" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="769" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="0" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="797"><net_src comp="351" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="102" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="340" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="104" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="340" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="38" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="799" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="340" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="106" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="340" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="108" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="351" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="848"><net_src comp="86" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="837" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="88" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="90" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="0" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="362" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="866" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="114" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="38" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="879" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="871" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="362" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="116" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="362" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="64" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="374" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="923"><net_src comp="374" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="116" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="374" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="64" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="386" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="386" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="128" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="386" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="42" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="931" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="358" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="60" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="408" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="408" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="128" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="408" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="42" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="963" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="370" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="989" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1006"><net_src comp="442" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="442" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="140" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="431" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1021"><net_src comp="431" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="104" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="431" pin="4"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="38" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1033"><net_src comp="1022" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1018" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="431" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="106" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="431" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="108" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="275" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="453" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1068"><net_src comp="1060" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="1060" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="114" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="38" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1065" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="453" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="453" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="116" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="453" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="64" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1087" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1113"><net_src comp="144" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1103" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="58" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="1108" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="146" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1103" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="82" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1131"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1116" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1141"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1148"><net_src comp="148" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="290" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="290" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="82" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1155"><net_src comp="1142" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1138" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1174"><net_src comp="1165" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1152" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1182"><net_src comp="86" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="88" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="90" pin="0"/><net_sink comp="1176" pin=3"/></net>

<net id="1189"><net_src comp="1176" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="0" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1199"><net_src comp="464" pin="4"/><net_sink comp="1196" pin=0"/></net>

<net id="1204"><net_src comp="1196" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1214"><net_src comp="464" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="116" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="464" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="64" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1231"><net_src comp="158" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="1222" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1233"><net_src comp="160" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1234"><net_src comp="162" pin="0"/><net_sink comp="1225" pin=3"/></net>

<net id="1238"><net_src comp="1222" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1243"><net_src comp="1225" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="164" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1235" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="166" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1239" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="480" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1268"><net_src comp="1257" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1269"><net_src comp="20" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1270"><net_src comp="1222" pin="1"/><net_sink comp="1263" pin=2"/></net>

<net id="1274"><net_src comp="174" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1277"><net_src comp="1271" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1281"><net_src comp="178" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1286"><net_src comp="184" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1291"><net_src comp="190" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1299"><net_src comp="499" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1304"><net_src comp="505" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1309"><net_src comp="513" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1317"><net_src comp="523" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1322"><net_src comp="533" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1330"><net_src comp="549" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1335"><net_src comp="640" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1340"><net_src comp="236" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1348"><net_src comp="669" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1353"><net_src comp="783" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1359"><net_src comp="203" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1364"><net_src comp="793" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1369"><net_src comp="815" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1377"><net_src comp="827" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1382"><net_src comp="856" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1388"><net_src comp="887" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1396"><net_src comp="899" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1401"><net_src comp="248" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1409"><net_src comp="925" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1414"><net_src comp="255" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1422"><net_src comp="941" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1427"><net_src comp="957" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1435"><net_src comp="973" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1440"><net_src comp="260" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1445"><net_src comp="215" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1450"><net_src comp="243" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1455"><net_src comp="999" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1460"><net_src comp="476" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1465"><net_src comp="471" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1470"><net_src comp="1003" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1475"><net_src comp="1007" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1480"><net_src comp="1034" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1488"><net_src comp="1046" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1493"><net_src comp="268" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1498"><net_src comp="1052" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1503"><net_src comp="1081" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1511"><net_src comp="1097" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1516"><net_src comp="1190" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1522"><net_src comp="281" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1530"><net_src comp="1216" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1535"><net_src comp="255" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1540"><net_src comp="471" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1546"><net_src comp="1263" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {40 49 50 51 52 53 54 }
	Port: conv1_biases | {}
	Port: input_fm_buffer_2_0 | {15 }
	Port: output_fm_buffer_1 | {27 41 }
 - Input state : 
	Port: conv1 : gmem | {6 7 8 9 10 11 12 13 14 19 20 21 22 23 24 25 26 29 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {37 38 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : input_fm_buffer_2_0 | {28 29 }
	Port: conv1 : output_fm_buffer_1 | {25 26 41 42 }
  - Chain level:
	State 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		tmp : 1
		zext_ln33 : 2
	State 3
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
	State 4
		add_ln89_1 : 1
		zext_ln89 : 1
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty : 4
		tmp_9 : 5
		icmp_ln54 : 5
		tmp_10 : 5
		select_ln53 : 6
		or_ln53 : 6
		yClamped : 7
		shl_ln : 8
		shl_ln97_1 : 8
		sext_ln97 : 9
		sub_ln97 : 10
		sext_ln90 : 11
	State 5
		zext_ln97 : 1
		add_ln97_2 : 2
		zext_ln97_1 : 3
		input_fm_buffer_2_0_addr : 4
		zext_ln90 : 1
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		zext_ln93 : 1
		add_ln93_1 : 2
		sext_ln93 : 3
		add_ln93 : 4
		tmp_11 : 5
		icmp_ln54_2 : 5
		tmp_12 : 5
		or_ln53_2 : 6
		select_ln53_9 : 6
		select_ln53_10 : 7
		shl_ln97_2 : 8
		sext_ln97_2 : 9
		add_ln97 : 10
		add_ln97_1 : 11
		trunc_ln9 : 12
		sext_ln97_1 : 13
		gmem_addr_14 : 14
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln97 : 1
	State 16
		add_ln46_1 : 1
		nout_cast : 1
		tmp_s : 1
		tmp_17_cast : 2
		empty_110 : 3
		icmp_ln46 : 1
		add_ln46 : 1
		br_ln46 : 2
		zext_ln49 : 1
		add_ln49 : 2
		trunc_ln : 3
		sext_ln53 : 4
		gmem_addr : 5
	State 17
		ty_cast : 1
		empty_111 : 2
		p_cast : 3
		empty_112 : 3
		p_shl1 : 4
		empty_113 : 5
		icmp_ln49 : 1
		add_ln49_1 : 1
		br_ln49 : 2
	State 18
		tx_cast : 1
		empty_114 : 2
		p_cast50 : 3
		output_fm_buffer_1_addr : 4
		icmp_ln50 : 1
		add_ln50 : 1
		br_ln50 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		zext_ln53 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		empty_116 : 2
		zext_ln62 : 3
		mul_ln62 : 4
		store_ln62 : 1
	State 28
		zext_ln54 : 1
		icmp_ln54_3 : 1
		add_ln54 : 1
		br_ln54 : 2
		add_ln58 : 2
		zext_ln62_1 : 3
		add_ln62 : 4
		zext_ln62_2 : 5
		input_fm_buffer_2_0_addr_1 : 6
		input_fm_buffer_2_0_load : 7
	State 29
	State 30
		mul : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln110_1 : 1
		add_ln110_2 : 1
		zext_ln110 : 1
		zext_ln114 : 1
		tmp_1 : 1
		zext_ln114_4 : 2
		add_ln114 : 3
		icmp_ln110 : 1
		add_ln110 : 1
		br_ln110 : 2
		conv1_biases_addr : 2
		conv1_biases_load : 3
	State 38
		empty_117 : 1
	State 39
		zext_ln114_5 : 1
		add_ln114_5 : 2
		zext_ln114_6 : 3
		trunc_ln114 : 3
		p_shl3 : 4
		add_ln114_6 : 5
		zext_ln111 : 1
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		empty_118 : 2
		p_shl6 : 3
		p_shl6_cast : 4
		p_shl7 : 3
		p_shl7_cast : 4
		empty_119 : 5
		p_cast21 : 6
		tmp9_cast : 1
		tmp11 : 7
		tmp11_cast : 8
		tmp10 : 9
		empty_120 : 10
		trunc_ln1 : 11
		sext_ln112 : 12
		gmem_addr_15 : 13
	State 40
	State 41
		zext_ln114_7 : 1
		add_ln114_7 : 2
		zext_ln114_8 : 3
		output_fm_buffer_1_addr_1 : 4
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		output_fm_buffer_1_load_1 : 5
		store_ln116 : 5
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		tmp_5 : 1
		trunc_ln119 : 1
		icmp_ln119 : 2
		icmp_ln119_1 : 2
		or_ln119 : 3
		and_ln119 : 3
		select_ln123 : 3
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln32_fu_499        |    0    |    0    |    12   |
|          |         add_ln33_fu_523        |    0    |    0    |    12   |
|          |        add_ln89_1_fu_533       |    0    |    0    |    17   |
|          |         add_ln89_fu_549        |    0    |    0    |    12   |
|          |           tmp1_fu_555          |    0    |    0    |    12   |
|          |          empty_fu_565          |    0    |    0    |    15   |
|          |        add_ln97_2_fu_648       |    0    |    0    |    17   |
|          |         add_ln90_fu_669        |    0    |    0    |    12   |
|          |        add_ln93_1_fu_687       |    0    |    0    |    12   |
|          |         add_ln93_fu_697        |    0    |    0    |    15   |
|          |         add_ln97_fu_759        |    0    |    0    |    64   |
|          |        add_ln97_1_fu_764       |    0    |    0    |    64   |
|          |        add_ln46_1_fu_793       |    0    |    0    |    22   |
|          |        empty_110_fu_815        |    0    |    0    |    18   |
|          |         add_ln46_fu_827        |    0    |    0    |    14   |
|          |         add_ln49_fu_837        |    0    |    0    |    71   |
|          |        empty_111_fu_866        |    0    |    0    |    19   |
|          |        empty_113_fu_887        |    0    |    0    |    22   |
|    add   |        add_ln49_1_fu_899       |    0    |    0    |    12   |
|          |        empty_114_fu_909        |    0    |    0    |    22   |
|          |         add_ln50_fu_925        |    0    |    0    |    12   |
|          |         add_ln53_fu_941        |    0    |    0    |    12   |
|          |        empty_116_fu_947        |    0    |    0    |    12   |
|          |         add_ln54_fu_973        |    0    |    0    |    12   |
|          |         add_ln58_fu_979        |    0    |    0    |    12   |
|          |         add_ln62_fu_989        |    0    |    0    |    17   |
|          |       add_ln110_2_fu_1007      |    0    |    0    |    31   |
|          |        add_ln114_fu_1034       |    0    |    0    |    18   |
|          |        add_ln110_fu_1046       |    0    |    0    |    14   |
|          |       add_ln114_5_fu_1060      |    0    |    0    |    19   |
|          |       add_ln114_6_fu_1081      |    0    |    0    |    22   |
|          |        add_ln111_fu_1097       |    0    |    0    |    12   |
|          |        empty_118_fu_1103       |    0    |    0    |    15   |
|          |          tmp11_fu_1156         |    0    |    0    |    31   |
|          |          tmp10_fu_1165         |    0    |    0    |    64   |
|          |        empty_120_fu_1170       |    0    |    0    |    64   |
|          |       add_ln114_7_fu_1200      |    0    |    0    |    22   |
|          |        add_ln112_fu_1216       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_471           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_476           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln32_fu_493        |    0    |    0    |    12   |
|          |        icmp_ln33_fu_517        |    0    |    0    |    12   |
|          |        icmp_ln89_fu_543        |    0    |    0    |    12   |
|          |        icmp_ln54_fu_578        |    0    |    0    |    17   |
|          |        icmp_ln90_fu_663        |    0    |    0    |    12   |
|          |       icmp_ln54_2_fu_711       |    0    |    0    |    17   |
|          |        icmp_ln46_fu_821        |    0    |    0    |    14   |
|   icmp   |        icmp_ln49_fu_893        |    0    |    0    |    12   |
|          |        icmp_ln50_fu_919        |    0    |    0    |    12   |
|          |        icmp_ln53_fu_935        |    0    |    0    |    12   |
|          |       icmp_ln54_3_fu_967       |    0    |    0    |    12   |
|          |       icmp_ln110_fu_1040       |    0    |    0    |    14   |
|          |       icmp_ln111_fu_1091       |    0    |    0    |    12   |
|          |       icmp_ln112_fu_1210       |    0    |    0    |    12   |
|          |       icmp_ln119_fu_1239       |    0    |    0    |    15   |
|          |      icmp_ln119_1_fu_1245      |    0    |    0    |    30   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln53_fu_592       |    0    |    0    |    10   |
|          |         yClamped_fu_606        |    0    |    0    |    10   |
|  select  |      select_ln53_9_fu_731      |    0    |    0    |    10   |
|          |      select_ln53_10_fu_739     |    0    |    0    |    10   |
|          |      select_ln123_fu_1263      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         sub_ln97_fu_634        |    0    |    0    |    27   |
|          |        empty_119_fu_1132       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln62_fu_957        |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln53_fu_600         |    0    |    0    |    2    |
|    or    |        or_ln53_2_fu_725        |    0    |    0    |    2    |
|          |        or_ln119_fu_1251        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln119_fu_1257       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_178 |    0    |    0    |    0    |
|          | conv1_weights_read_read_fu_184 |    0    |    0    |    0    |
|   read   |  input_ftmap_read_read_fu_190  |    0    |    0    |    0    |
|          |  gmem_addr_14_read_read_fu_203 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_215   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_196       |    0    |    0    |    0    |
|          |       grp_readreq_fu_208       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_220      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln123_write_fu_227    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_480           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_505           |    0    |    0    |    0    |
|          |          shl_ln_fu_614         |    0    |    0    |    0    |
|          |        shl_ln97_1_fu_622       |    0    |    0    |    0    |
|          |           tmp4_fu_675          |    0    |    0    |    0    |
|          |        shl_ln97_2_fu_747       |    0    |    0    |    0    |
|bitconcatenate|          tmp_s_fu_803          |    0    |    0    |    0    |
|          |          p_shl1_fu_879         |    0    |    0    |    0    |
|          |          tmp_1_fu_1022         |    0    |    0    |    0    |
|          |         p_shl3_fu_1073         |    0    |    0    |    0    |
|          |         p_shl6_fu_1108         |    0    |    0    |    0    |
|          |         p_shl7_fu_1120         |    0    |    0    |    0    |
|          |          tmp9_fu_1142          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln33_fu_513        |    0    |    0    |    0    |
|          |        zext_ln89_fu_539        |    0    |    0    |    0    |
|          |        zext_ln97_fu_644        |    0    |    0    |    0    |
|          |       zext_ln97_1_fu_654       |    0    |    0    |    0    |
|          |        zext_ln90_fu_659        |    0    |    0    |    0    |
|          |        zext_ln93_fu_683        |    0    |    0    |    0    |
|          |        nout_cast_fu_799        |    0    |    0    |    0    |
|          |       tmp_17_cast_fu_811       |    0    |    0    |    0    |
|          |        zext_ln49_fu_833        |    0    |    0    |    0    |
|          |         ty_cast_fu_862         |    0    |    0    |    0    |
|          |          p_cast_fu_871         |    0    |    0    |    0    |
|          |         tx_cast_fu_905         |    0    |    0    |    0    |
|          |         p_cast50_fu_914        |    0    |    0    |    0    |
|          |        zext_ln53_fu_931        |    0    |    0    |    0    |
|   zext   |        zext_ln62_fu_953        |    0    |    0    |    0    |
|          |        zext_ln54_fu_963        |    0    |    0    |    0    |
|          |       zext_ln62_1_fu_985       |    0    |    0    |    0    |
|          |       zext_ln62_2_fu_994       |    0    |    0    |    0    |
|          |      zext_ln110_1_fu_1003      |    0    |    0    |    0    |
|          |       zext_ln110_fu_1013       |    0    |    0    |    0    |
|          |       zext_ln114_fu_1018       |    0    |    0    |    0    |
|          |      zext_ln114_4_fu_1030      |    0    |    0    |    0    |
|          |      zext_ln114_5_fu_1056      |    0    |    0    |    0    |
|          |      zext_ln114_6_fu_1065      |    0    |    0    |    0    |
|          |       zext_ln111_fu_1087       |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_1116      |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_1128      |    0    |    0    |    0    |
|          |        tmp9_cast_fu_1152       |    0    |    0    |    0    |
|          |      zext_ln114_7_fu_1196      |    0    |    0    |    0    |
|          |      zext_ln114_8_fu_1205      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp1_cast_fu_561        |    0    |    0    |    0    |
|          |        sext_ln97_fu_630        |    0    |    0    |    0    |
|          |        sext_ln90_fu_640        |    0    |    0    |    0    |
|          |        sext_ln93_fu_693        |    0    |    0    |    0    |
|   sext   |       sext_ln97_2_fu_755       |    0    |    0    |    0    |
|          |       sext_ln97_1_fu_779       |    0    |    0    |    0    |
|          |        sext_ln53_fu_852        |    0    |    0    |    0    |
|          |        p_cast21_fu_1138        |    0    |    0    |    0    |
|          |       tmp11_cast_fu_1161       |    0    |    0    |    0    |
|          |       sext_ln112_fu_1186       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_570          |    0    |    0    |    0    |
| bitselect|          tmp_10_fu_584         |    0    |    0    |    0    |
|          |          tmp_11_fu_703         |    0    |    0    |    0    |
|          |          tmp_12_fu_717         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln9_fu_769        |    0    |    0    |    0    |
|partselect|         trunc_ln_fu_842        |    0    |    0    |    0    |
|          |        trunc_ln1_fu_1176       |    0    |    0    |    0    |
|          |          tmp_5_fu_1225         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        empty_112_fu_875        |    0    |    0    |    0    |
|   trunc  |       trunc_ln114_fu_1069      |    0    |    0    |    0    |
|          |       trunc_ln119_fu_1235      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   355   |   1596  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|       add51_lcssa17_reg_415       |   32   |
|    add51_lcssa_lcssa18_reg_393    |   32   |
|        add_ln110_2_reg_1472       |   24   |
|         add_ln110_reg_1485        |    7   |
|         add_ln111_reg_1508        |    5   |
|         add_ln112_reg_1527        |    5   |
|        add_ln114_6_reg_1500       |   15   |
|         add_ln114_reg_1477        |   12   |
|         add_ln32_reg_1296         |    4   |
|         add_ln33_reg_1314         |    4   |
|        add_ln46_1_reg_1361        |   15   |
|         add_ln46_reg_1374         |    7   |
|        add_ln49_1_reg_1393        |    5   |
|         add_ln50_reg_1406         |    5   |
|         add_ln53_reg_1419         |    4   |
|         add_ln54_reg_1432         |    4   |
|        add_ln89_1_reg_1319        |   10   |
|         add_ln89_reg_1327         |    5   |
|         add_ln90_reg_1345         |    5   |
|            add_reg_1462           |   32   |
|       bitcast_ln62_reg_1452       |   32   |
|             bx_reg_325            |    5   |
|             by_reg_302            |    5   |
|     conv1_biases_addr_reg_1490    |    6   |
|    conv1_weights_read_reg_1283    |   64   |
|         empty_110_reg_1366        |   12   |
|         empty_113_reg_1385        |   15   |
|         empty_117_reg_1495        |   32   |
|     gmem_addr_14_read_reg_1356    |   32   |
|       gmem_addr_14_reg_1350       |   32   |
|       gmem_addr_15_reg_1513       |   32   |
|      gmem_addr_read_reg_1442      |   32   |
|         gmem_addr_reg_1379        |   32   |
|input_fm_buffer_2_0_addr_1_reg_1437|   10   |
| input_fm_buffer_2_0_addr_reg_1337 |   10   |
| input_fm_buffer_2_0_load_reg_1447 |   32   |
|     input_ftmap_read_reg_1288     |   64   |
|             kx_reg_404            |    4   |
|             ky_reg_382            |    4   |
|         mul_ln62_reg_1424         |   10   |
|            mul_reg_1457           |   32   |
|           nout_2_reg_427          |    7   |
|            nout_reg_336           |    7   |
| output_fm_buffer_1_addr_1_reg_1519|   15   |
|  output_fm_buffer_1_addr_reg_1398 |   15   |
| output_fm_buffer_1_load_1_reg_1532|   32   |
|  output_fm_buffer_1_load_reg_1411 |   32   |
|     output_ftmap_read_reg_1278    |   64   |
|         phi_mul39_reg_347         |   15   |
|         phi_mul41_reg_438         |   24   |
|          phi_mul_reg_313          |   10   |
|       select_ln123_reg_1543       |   32   |
|         sext_ln90_reg_1332        |   64   |
|             ti_reg_290            |    4   |
|            tj_reg_1271            |    4   |
|            tmp_reg_1301           |    8   |
|            tx_1_reg_460           |    5   |
|             tx_reg_370            |    5   |
|            ty_3_reg_449           |    5   |
|             ty_reg_358            |    5   |
|           value_reg_1537          |   32   |
|       zext_ln110_1_reg_1467       |   25   |
|         zext_ln33_reg_1306        |   10   |
+-----------------------------------+--------+
|               Total               |  1149  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_220 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_243  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_255  |  p0  |   3  |  15  |   45   ||    14   |
|   grp_access_fu_255  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_275  |  p0  |   2  |   6  |   12   ||    9    |
|      ti_reg_290      |  p0  |   2  |   4  |    8   ||    9    |
|    phi_mul_reg_313   |  p0  |   2  |  10  |   20   ||    9    |
|      ty_reg_358      |  p0  |   2  |   5  |   10   ||    9    |
|      tx_reg_370      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_471      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_471      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_476      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   393  ||  5.222  ||   109   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  1596  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   109  |
|  Register |    -   |    -   |  1149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |  1504  |  1705  |
+-----------+--------+--------+--------+--------+
