#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 18:48:35 2018
# Process ID: 2770
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.runs/design_1_sim_clk_gen_0_0_synth_1
# Command line: vivado -log design_1_sim_clk_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.runs/design_1_sim_clk_gen_0_0_synth_1/design_1_sim_clk_gen_0_0.vds
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.runs/design_1_sim_clk_gen_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_sim_clk_gen_0_0.tcl -notrace
Command: synth_design -top design_1_sim_clk_gen_0_0 -part xc7a50tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2791 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.820 ; gain = 74.000 ; free physical = 1820 ; free virtual = 10290
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sim_clk_gen_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:73]
	Parameter CLOCK_PERIOD bound to: 32'sb00000000000000000000000000001010 
	Parameter INITIAL_RESET_CLOCK_CYCLES bound to: 32'sb00000000000000000000000001100100 
	Parameter RESET_POLARITY bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-285] failed synthesizing module 'design_1_sim_clk_gen_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test_4/synth_test_4.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.352 ; gain = 115.531 ; free physical = 1815 ; free virtual = 10284
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 18:48:56 2018...
