
---------- Begin Simulation Statistics ----------
final_tick                               159308401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412001                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663840                       # Number of bytes of host memory used
host_op_rate                                   412810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.72                       # Real time elapsed on the host
host_tick_rate                              656351612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159308                       # Number of seconds simulated
sim_ticks                                159308401000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.593084                       # CPI: cycles per instruction
system.cpu.discardedOps                        189347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26841381                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627713                       # IPC: instructions per cycle
system.cpu.numCycles                        159308401                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132467020                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2379                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485840                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103777                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101800                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906026                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51487253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51487253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51487764                       # number of overall hits
system.cpu.dcache.overall_hits::total        51487764                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       571392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         571392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579300                       # number of overall misses
system.cpu.dcache.overall_misses::total        579300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33854756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33854756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33854756000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33854756000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067064                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010976                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010976                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59249.614975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59249.614975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58440.800967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58440.800967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3189                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.731264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441799                       # number of writebacks
system.cpu.dcache.writebacks::total            441799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52510                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52510                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31140846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31140846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31979847999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31979847999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60015.275149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60015.275149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60707.359899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60707.359899                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40834036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40834036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13137579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13137579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47681.120023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47681.120023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12580001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12580001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45683.162960                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45683.162960                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10653217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10653217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20717177000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20717177000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70023.108747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70023.108747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18560845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18560845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76223.044923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76223.044923                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    839001999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    839001999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106135.610247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106135.610247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.633152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.739390                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.633152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104661067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104661067                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685652                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474925                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024742                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277864                       # number of overall hits
system.cpu.icache.overall_hits::total        10277864                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68811000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68811000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68811000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68811000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101192.647059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101192.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101192.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101192.647059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67451000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67451000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99192.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99192.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99192.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99192.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277864                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68811000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68811000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101192.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101192.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99192.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99192.647059                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           524.570686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15115.505882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   524.570686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.256138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          647                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.315918                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557768                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159308401000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               297330                       # number of demand (read+write) hits
system.l2.demand_hits::total                   297351                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data              297330                       # number of overall hits
system.l2.overall_hits::total                  297351                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229457                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230116                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            229457                       # number of overall misses
system.l2.overall_misses::total                230116                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24146146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24211081000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64935000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24146146000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24211081000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527467                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527467                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.435578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.436266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.435578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.436266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98535.660091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105231.681753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105212.505867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98535.660091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105231.681753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105212.505867                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143187                       # number of writebacks
system.l2.writebacks::total                    143187                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19556726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19608481000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19556726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19608481000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.435569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.436257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.435569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.436257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78535.660091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85232.318742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85213.140615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78535.660091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85232.318742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85213.140615                       # average overall mshr miss latency
system.l2.replacements                         214079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96161                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147346                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15803643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15803643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.605100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107255.324203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107255.324203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12856723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12856723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.605100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87255.324203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87255.324203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98535.660091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98535.660091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78535.660091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78535.660091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        201169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8342503000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8342503000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.289858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101600.309337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101600.309337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6700003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6700003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.289840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81601.868317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81601.868317                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16127.648667                       # Cycle average of tags in use
system.l2.tags.total_refs                     1050790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.559474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.415580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.484712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16051.748376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5784                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4439155                       # Number of tag accesses
system.l2.tags.data_accesses                  4439155                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    143187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009986890500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              633421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230111                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143187                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    183                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.134663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.228488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.214291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8382     98.93%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      0.30%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.73%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.864855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4752     56.08%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.32%     57.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3358     39.63%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              242      2.86%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14727104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9163968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     92.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159292977000                       # Total gap between requests
system.mem_ctrls.avgGap                     426718.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14673216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9162304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 264744.355823394435                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 92105726.426819145679                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 57512999.581233635545                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143187                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17921500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7755434750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3750749944500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27194.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33799.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26194765.90                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14684928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14727104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9163968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9163968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       264744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     92179244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         92443989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       264744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       264744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     57523445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        57523445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     57523445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       264744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     92179244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       149967433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229928                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143161                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9070                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3462206250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149640000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7773356250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15057.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33807.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137924                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85803                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       149362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.864597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.519858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.455971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       108513     72.65%     72.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17414     11.66%     84.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4991      3.34%     87.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1452      0.97%     88.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8942      5.99%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          867      0.58%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          575      0.38%     95.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          486      0.33%     95.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6122      4.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       149362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14715392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9162304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               92.370471                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               57.513000                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       532565460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       283065255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821192820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374628960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12575534400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  35833065960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30999212640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81419265495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.079547                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80214421750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5319600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  73774379250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       533879220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       283763535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820493100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372671460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12575534400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  35599861290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31195595520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81381798525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.844362                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  80725306250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5319600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  73263494750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82765                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143187                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69891                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147346                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82765                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23891072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23891072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230111                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230111    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230111                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1015937000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1246908250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       584986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578313                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61989504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62035136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          214079                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9163968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           741546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 739099     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2439      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             741546                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159308401000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1935903000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580365995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
