// Seed: 4022570010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 'h0 : 1] id_9;
endmodule
module module_1 #(
    parameter id_16 = 32'd19,
    parameter id_6  = 32'd84,
    parameter id_9  = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire _id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_29 = 1;
  wire [id_6 : id_9] id_30;
  assign id_25 = id_26;
  wire [1 'h0 : id_16] id_31;
  module_0 modCall_1 (
      id_24,
      id_27,
      id_18,
      id_2,
      id_4,
      id_23,
      id_3,
      id_10
  );
  logic [1 : 1 'h0] id_32;
  ;
endmodule
