{"max_resources":[37036,50000,182,144],"name":"System","children":[{"debug":[[{"filename":"average_value.c","line":17}]],"total_kernel_resources":[9226,3469,54,18],"name":"average_value","data":[9225.99997,3469,54,18],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[189,228,0,0]},{"name":"Component call","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Component return","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Variable: \n - 'i' (average_value.c:29)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"average_value.c:17 (a)","type":"resource","data":[0,0,2,0],"details":[{"Total replication":1,"Number of banks":1,"Bank depth":"64 words","Additional information":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 0 writes. ","Implemented size":"256 bytes","Bank width":"32 bits","type":"table","Memory system":"Optimal","Requested size":"256 bytes"}]},{"debug":[[{"filename":"","line":0}]],"name":"No Source Line","children":[{"count":1,"name":"Channel Read","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"State","data":[514,514,0,0],"type":"resource"},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":1,"name":"Non-Blocking Channel Write","debug":[[{"filename":"","line":0}]],"type":"resource","data":[3,0,0,0]}],"data":[553,515,0,0],"type":"resource"},{"debug":[[{"filename":"average_value.c","line":20}]],"name":"average_value.c:20","data":[0,32,0,0],"type":"resource","children":[{"replace_name":true,"debug":[[{"filename":"average_value.c","line":20},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":423},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":377},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":310},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":885},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":862}]],"name":"average_value.c:20 > ac_fixed.h:423 > \nac_fixed.h:377 > ac_fixed.h:310 > \nac_int.h:885 > ac_int.h:862","type":"resource","data":[0,32,0,0],"children":[{"count":1,"name":"State","debug":[[{"filename":"average_value.c","line":20}]],"type":"resource","data":[0,32,0,0]}]}]},{"debug":[[{"filename":"average_value.c","line":30}]],"name":"average_value.c:30","data":[557,106,0,0],"type":"resource","children":[{"replace_name":true,"debug":[[{"filename":"average_value.c","line":30},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":440},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":301},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":944},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":923}]],"name":"average_value.c:30 > ac_fixed.h:440 > \nac_fixed.h:301 > ac_int.h:944 > \nac_int.h:923","type":"resource","data":[0,64,0,0],"children":[{"count":1,"name":"State","debug":[[{"filename":"average_value.c","line":30}]],"type":"resource","data":[0,64,0,0]}]},{"count":1,"debug":[[{"filename":"average_value.c","line":30}]],"name":"Load","data":[42,41,0,0],"type":"resource"},{"name":"average_value.c:30 > ac_fixed.h:432","debug":[[{"filename":"average_value.c","line":30},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":440},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":301},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":944},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":923}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"average_value.c","line":30}]],"type":"resource","data":[1,1,0,0]}],"data":[1,1,0,0],"type":"resource"},{"name":"average_value.c:30 > ac_fixed.h:434","debug":[[{"filename":"average_value.c","line":30},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":440},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":301},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":944},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":923}]],"replace_name":true,"children":[{"count":1,"name":"And","debug":[[{"filename":"average_value.c","line":30}]],"type":"resource","data":[11,0,0,0]}],"data":[11,0,0,0],"type":"resource"},{"name":"average_value.c:30 > ac_fixed.h:438 > \nac_fixed.h:390","debug":[[{"filename":"average_value.c","line":30},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":440},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":301},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":944},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":923}]],"replace_name":true,"children":[{"count":1,"name":"280-bit Integer Subtract","debug":[[{"filename":"average_value.c","line":30}]],"type":"resource","data":[281,0,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"average_value.c","line":30}]],"type":"resource","data":[222,0,0,0]}],"data":[503,0,0,0],"type":"resource"}]},{"debug":[[{"filename":"average_value.c","line":31}]],"name":"average_value.c:31","data":[107,32,0,0],"type":"resource","children":[{"replace_name":true,"debug":[[{"filename":"average_value.c","line":31},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":298},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":566}]],"name":"average_value.c:31 > ac_fixed.h:298 > \nac_int.h:566","type":"resource","data":[0,32,0,0],"children":[{"count":1,"name":"State","debug":[[{"filename":"average_value.c","line":31}]],"type":"resource","data":[0,32,0,0]}]},{"name":"average_value.c:31 > ac_fixed.h:640 > \nac_int.h:784","debug":[[{"filename":"average_value.c","line":31},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":640},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":784}]],"replace_name":true,"children":[{"count":1,"name":"And","debug":[[{"filename":"average_value.c","line":31}]],"type":"resource","data":[21,0,0,0]}],"data":[21,0,0,0],"type":"resource"},{"name":"average_value.c:31 > ac_fixed.h:640 > \nac_int.h:785","debug":[[{"filename":"average_value.c","line":31},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":640},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":785}]],"replace_name":true,"children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"average_value.c","line":31}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"And","debug":[[{"filename":"average_value.c","line":31}]],"type":"resource","data":[21,0,0,0]}],"data":[86,0,0,0],"type":"resource"}]},{"name":"average_value.c:29","debug":[[{"filename":"average_value.c","line":29}]],"replace_name":"true","type":"resource","data":[136.3333,1,0,0],"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"average_value.c","line":29}]],"type":"resource","data":[33,0,0,0]},{"count":7,"name":"And","debug":[[{"filename":"average_value.c","line":29}]],"type":"resource","data":[11.166667,0,0,0]},{"count":7,"name":"Integer Compare","debug":[[{"filename":"average_value.c","line":29}]],"type":"resource","data":[43.66667,1,0,0]},{"count":1,"debug":[[{"filename":"average_value.c","line":29}]],"name":"64-bit Integer Add","data":[32.5,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"average_value.c","line":29}]],"name":"Select","data":[16,0,0,0],"type":"resource"}]},{"name":"average_value.c:33","debug":[[{"filename":"average_value.c","line":33}]],"replace_name":"true","type":"resource","data":[63.66667,0,0,0],"children":[{"count":4,"name":"And","debug":[[{"filename":"average_value.c","line":33}]],"type":"resource","data":[10.833333,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"average_value.c","line":33}]],"type":"resource","data":[4.33333,0,0,0]},{"count":1,"debug":[[{"filename":"average_value.c","line":33}]],"name":"64-bit Integer Add","data":[32.5,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"average_value.c","line":33}]],"name":"Select","data":[16,0,0,0],"type":"resource"}]},{"name":"average_value.c:37","debug":[[{"filename":"average_value.c","line":37}]],"replace_name":"true","type":"resource","data":[7613,2519,52,18],"children":[{"count":1,"name":"Call","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[271,32,0,0]},{"count":1,"name":"Double-precision Floating-point Divide","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[6041,2477,52,18]},{"count":1,"name":"Fptrunc","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[122,4,0,0]},{"name":"average_value.c:37 > ac_fixed.h:523 > \nac_int.h:214","debug":[[{"filename":"average_value.c","line":37},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":523},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":214}]],"replace_name":true,"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[33,0,0,0]},{"count":19,"name":"And","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[42,0,0,0]},{"count":8,"name":"Integer Compare","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[120,1,0,0]},{"count":5,"name":"Or","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[45,1,0,0]},{"count":8,"name":"Select","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[262,0,0,0]},{"count":2,"name":"Xor","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[14,0,0,0]}],"data":[516,2,0,0],"type":"resource"},{"name":"average_value.c:37 > ac_fixed.h:523 > \nac_int.h:617","debug":[[{"filename":"average_value.c","line":37},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_fixed.h","line":523},{"filename":"c:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":617}]],"replace_name":true,"children":[{"count":2,"name":"32-bit Integer Subtract","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"Call","debug":[[{"filename":"average_value.c","line":37}]],"type":"resource","data":[597,4,0,0]}],"data":[663,4,0,0],"type":"resource"}]}],"total_percent":[28.6068,24.9109,6.938,29.6703,12.5],"type":"function","details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[9225.99997,3469,54,18],"total_percent":[28.6068,24.9109,6.938,29.6703,12.5],"total":[9226,3469,54,18],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}