<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 10th Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 10th Conference on Design, Automation and Test in Europe" title="Proceedings of the 10th Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/ASE/2006/DATE-2006.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Georges G. E. Gielen<br/><em>Proceedings of the 10th Conference on Design, Automation and Test in Europe</em><br/>DATE, 2006.</h2>
<div class="rbox">
<strong><a href="ASE.html">ASE</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/2006p">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+10th+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2006,
	address       = "Munich, Germany",
	booktitle     = "{DATE}",
	editor        = "<a href="person/Georges_G_E_Gielen.html">Georges G. E. Gielen</a>",
	note          = "3-9810801-0-6",
	publisher     = "{European Design and Automation Association, Leuven, Belgium}",
	title         = "{Proceedings of the 10th Conference on Design, Automation and Test in Europe}",
	year          = 2006,
}</pre>
</div>
<hr/>
<h3>Contents (267 items)</h3><dl class="toc"><div class="rbox"><span class="tag">41 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">38 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">36 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">29 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">25 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">23 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">20 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">20 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">20 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">17 ×<a href="tag/modelling.html">#modelling</a></span><br/></div><dt><a href="DATE-2006-Vries.html">DATE-2006-Vries</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/convergence.html" title="convergence">#convergence</a></span></dt><dd>EDA challenges in the converging application world (<abbr title="Rene Penning de Vries">RPdV</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-Rhines.html">DATE-2006-Rhines</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Sociology of design and EDA (<abbr title="Walden C. Rhines">WCR</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-RuggieroGBPM.html">DATE-2006-RuggieroGBPM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip (<abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Alessio Guerri">AG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Michela Milano">MM</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-GuzWBCGK.html">DATE-2006-GuzWBCGK</a> <span class="tag"><a href="tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient link capacity and QoS design for network-on-chip (<abbr title="Zvika Guz">ZG</abbr>, <abbr title="Isask'har Walter">IW</abbr>, <abbr title="Evgeny Bolotin">EB</abbr>, <abbr title="Israel Cidon">IC</abbr>, <abbr title="Ran Ginosar">RG</abbr>, <abbr title="Avinoam Kolodny">AK</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BertozziABP.html">DATE-2006-BertozziABP</a> <span class="tag"><a href="tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Supporting task migration in multi-processor systems-on-chip: a feasibility study (<abbr title="Stefano Bertozzi">SB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Antonio Poggiali">AP</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZengFSCZC.html">DATE-2006-ZengFSCZC</a> <span class="tag"><a href="tag/domain%20model.html" title="domain model">#domain model</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Time domain model order reduction by wavelet collocation method (<abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Lihong Feng">LF</abbr>, <abbr title="Yangfeng Su">YS</abbr>, <abbr title="Wei Cai">WC</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Charles Chiang">CC</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZhouSMS.html">DATE-2006-ZhouSMS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Large power grid analysis using domain decomposition (<abbr title="Quming Zhou">QZ</abbr>, <abbr title="Kai Sun">KS</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Danny C. Sorensen">DCS</abbr>), pp. 27–32.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BalachandranBCWRNB.html">DATE-2006-BalachandranBCWRNB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Analysis and modeling of power grid transmission lines (<abbr title="J. Balachandran">JB</abbr>, <abbr title="Steven Brebels">SB</abbr>, <abbr title="Geert Carchon">GC</abbr>, <abbr title="T. Webers">TW</abbr>, <abbr title="Walter De Raedt">WDR</abbr>, <abbr title="Bart Nauwelaers">BN</abbr>, <abbr title="Eric Beyne">EB</abbr>), pp. 33–38.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WangM.html">DATE-2006-WangM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A logarithmic full-chip thermal analysis algorithm based on multi-layer Green’s function (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-TanjiWKA.html">DATE-2006-TanjiWKA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Large scale RLC circuit analysis using RLCG-MNA formulation (<abbr title="Yuichi Tanji">YT</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 45–46.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-GillPW.html">DATE-2006-GillPW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Soft delay error analysis in logic circuits (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-TsengLC.html">DATE-2006-TsengLC</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap (<abbr title="Tsu-Wei Tseng">TWT</abbr>, <abbr title="Jin-Fu Li">JFL</abbr>, <abbr title="Da-Ming Chang">DMC</abbr>), pp. 53–58.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RossiSM.html">DATE-2006-RossiSM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of the impact of bus implemented EDCs on on-chip SSN (<abbr title="Daniele Rossi">DR</abbr>, <abbr title="Carlo Steiner">CS</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KranitisMLTPGH.html">DATE-2006-KranitisMLTPGH</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal periodic testing of intermittent faults in embedded pipelined processor applications (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Andreas Merentitis">AM</abbr>, <abbr title="N. Laoutaris">NL</abbr>, <abbr title="George Theodorou">GT</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Constantin Halatsis">CH</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AlmukhaizimM.html">DATE-2006-AlmukhaizimM</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Berger code-based concurrent error detection in asynchronous burst-mode machines (<abbr title="Sobeeh Almukhaizim">SA</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 71–72.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-CarbognaniBFKF.html">DATE-2006-CarbognaniBFKF</a></dt><dd>Two-phase resonant clocking for ultra-low-power hearing aid applications (<abbr title="Flavio Carbognani">FC</abbr>, <abbr title="Felix Bürgin">FB</abbr>, <abbr title="Norbert Felber">NF</abbr>, <abbr title="Hubert Kaeslin">HK</abbr>, <abbr title="Wolfgang Fichtner">WF</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LeeKKCY.html">DATE-2006-LeeKKCY</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes (<abbr title="Se-Joong Lee">SJL</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Hyejung Kim">HK</abbr>, <abbr title="Namjun Cho">NC</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 79–80.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-NiclassSC.html">DATE-2006-NiclassSC</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>A single photon avalanche diode array fabricated in deep-submicron CMOS technology (<abbr title="Cristiano Niclass">CN</abbr>, <abbr title="Maximilian Sergio">MS</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Friedman.html">DATE-2006-Friedman</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span></dt><dd>MATLAB/Simulink for automotive systems design (<abbr title="Jon Friedman">JF</abbr>), pp. 87–88.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ConradD.html">DATE-2006-ConradD</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Model-based development of in-vehicle software (<abbr title="Mirko Conrad">MC</abbr>, <abbr title="Heiko Dörr">HD</abbr>), pp. 89–90.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-Lamberg.html">DATE-2006-Lamberg</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Model-based testing of automotive electronics (<abbr title="Klaus Lamberg">KL</abbr>), p. 91.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-Heighton.html">DATE-2006-Heighton</a></dt><dd>Designing signal processing systems for FPGAs (<abbr title="John Heighton">JH</abbr>), p. 92.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-VanderperrenD.html">DATE-2006-VanderperrenD</a> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>From UML/SysML to Matlab/Simulink: current state and future perspectives (<abbr title="Yves Vanderperren">YV</abbr>, <abbr title="Wim Dehaene">WD</abbr>), p. 93.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-ViaudPG.html">DATE-2006-ViaudPG</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles (<abbr title="Emmanuel Viaud">EV</abbr>, <abbr title="François Pêcheux">FP</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BeltrameSSLP.html">DATE-2006-BeltrameSSLP</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting TLM and object introspection for system-level simulation (<abbr title="Giovanni Beltrame">GB</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Chuck Pilkington">CP</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HabibiTSLM.html">DATE-2006-HabibiTSLM</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Efficient assertion based verification using TLM (<abbr title="Ali Habibi">AH</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="Amer Samarah">AS</abbr>, <abbr title="Donglin Li">DL</abbr>, <abbr title="Otmane Aït Mohamed">OAM</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DErricoQ.html">DATE-2006-DErricoQ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>Constructing portable compiled instruction-set simulators: an ADL-driven approach (<abbr title="Joseph D'Errico">JD</abbr>, <abbr title="Wei Qin">WQ</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MuraliCRGM.html">DATE-2006-MuraliCRGM</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A methodology for mapping multiple use-cases onto networks on chips (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Martijn Coenen">MC</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AngioliniMCBR.html">DATE-2006-AngioliniMCBR</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Contrasting a NoC and a traditional interconnect fabric with layout awareness (<abbr title="Federico Angiolini">FA</abbr>, <abbr title="Paolo Meloni">PM</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Luigi Raffo">LR</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SrinivasanC.html">DATE-2006-SrinivasanC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A low complexity heuristic for design of custom network-on-chip architectures (<abbr title="Krishnan Srinivasan">KS</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PionteckAK.html">DATE-2006-PionteckAK</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A dynamically reconfigurable packet-switched network-on-chip (<abbr title="Thilo Pionteck">TP</abbr>, <abbr title="Carsten Albrecht">CA</abbr>, <abbr title="Roman Koch">RK</abbr>), pp. 136–137.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-MajidzadehS.html">DATE-2006-MajidzadehS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/higher-order.html" title="higher-order">#higher-order</a></span></dt><dd>Arbitrary design of high order noise transfer function for a novel class of reduced-sample-rate sigma-delta-pipeline ADCs (<abbr title="Vahid Majidzadeh">VM</abbr>, <abbr title="Omid Shoaei">OS</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YavariSR.html">DATE-2006-YavariSR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation (<abbr title="Mohammad Yavari">MY</abbr>, <abbr title="Omid Shoaei">OS</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 144–149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-VandersteenBDR.html">DATE-2006-VandersteenBDR</a></dt><dd>Systematic stability-analysis method for analog circuits (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Stephane Bronckers">SB</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZhangZD.html">DATE-2006-ZhangZD</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>ALAMO: an improved alpha-space based methodology for modeling process parameter variations in analog circuits (<abbr title="Hui Zhang">HZ</abbr>, <abbr title="Yang Zhao">YZ</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-GianniniNBCCDB.html">DATE-2006-GianniniNBCCDB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A synthesis tool for power-efficient base-band filter design (<abbr title="Vito Giannini">VG</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Jan Craninckx">JC</abbr>, <abbr title="Boris Come">BC</abbr>, <abbr title="Stefano D'Amico">SD</abbr>, <abbr title="Andrea Baschirotto">AB</abbr>), pp. 162–163.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-RaoCBS.html">DATE-2006-RaoCBS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient static algorithm for computing the soft error rates of combinational circuits (<abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-OmanaCRM.html">DATE-2006-OmanaCRM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Low-cost and highly reliable detector for transient and crosstalk faults affecting FPGA interconnects (<abbr title="Martin Omaña">MO</abbr>, <abbr title="José Manuel Cazeaux">JMC</abbr>, <abbr title="Daniele Rossi">DR</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KrautzP0TWV.html">DATE-2006-KrautzP0TWV</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Evaluating coverage of error detection logic for soft errors using formal methods (<abbr title="Udo Krautz">UK</abbr>, <abbr title="Matthias Pflanz">MP</abbr>, <abbr title="Christian Jacobi">CJ</abbr>, <abbr title="Hans-Werner Tast">HWT</abbr>, <abbr title="Kai Weber">KW</abbr>, <abbr title="Heinrich Theodor Vierhaus">HTV</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-IgnatNSN.html">DATE-2006-IgnatNSN</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/impact%20analysis.html" title="impact analysis">#impact analysis</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Soft-error classification and impact analysis on real-time operating systems (<abbr title="N. Ignat">NI</abbr>, <abbr title="B. Nicolescu">BN</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Shrikumar.html">DATE-2006-Shrikumar</a> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>40Gbps de-layered silicon protocol engine for TCP record (<abbr title="H. Shrikumar">HS</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LucasHRERWGFHES.html">DATE-2006-LucasHRERWGFHES</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications (<abbr title="Amilcar do Carmo Lucas">AdCL</abbr>, <abbr title="Sven Heithecker">SH</abbr>, <abbr title="Peter Rüffer">PR</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Holger Rückert">HR</abbr>, <abbr title="Gerhard Wischermann">GW</abbr>, <abbr title="Karin Gebel">KG</abbr>, <abbr title="Reinhard Fach">RF</abbr>, <abbr title="Wolfgang Huther">WH</abbr>, <abbr title="Stefan Eichner">SE</abbr>, <abbr title="Gunter Scheller">GS</abbr>), pp. 194–199.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BrackKW.html">DATE-2006-BrackKW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Disclosing the LDPC code decoder design space (<abbr title="Torben Brack">TB</abbr>, <abbr title="Frank Kienle">FK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 200–205.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DimondML.html">DATE-2006-DimondML</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automating processor customisation: optimised memory access and resource sharing (<abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="Oskar Mencer">OM</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BiswasDIP.html">DATE-2006-BiswasDIP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span></dt><dd>Automatic identification of application-specific functional units with architecturally visible storage (<abbr title="Partha Biswas">PB</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Laura Pozzi">LP</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-GrossschadlIPTV.html">DATE-2006-GrossschadlIPTV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography (<abbr title="Johann Großschädl">JG</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Stefan Tillich">ST</abbr>, <abbr title="Ajay K. Verma">AKV</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZmilyK.html">DATE-2006-ZmilyK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Simultaneously improving code size, performance, and energy in embedded processors (<abbr title="Ahmad Zmily">AZ</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SchirnerD.html">DATE-2006-SchirnerD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Quantitative analysis of transaction level models for the AMBA bus (<abbr title="Gunar Schirner">GS</abbr>, <abbr title="Rainer Dömer">RD</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KunzliPBT.html">DATE-2006-KunzliPBT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Combining simulation and formal methods for system-level performance analysis (<abbr title="Simon Künzli">SK</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ViehlSBR.html">DATE-2006-ViehlSBR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>Formal performance analysis and simulation of UML/SysML models for ESL design (<abbr title="Alexander Viehl">AV</abbr>, <abbr title="Timo Schönwald">TS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WildHO.html">DATE-2006-WildHO</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance evaluation for system-on-chip architectures using trace-based transaction level simulation (<abbr title="Thomas Wild">TW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Rainer Ohlendorf">RO</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MarculescuRS.html">DATE-2006-MarculescuRS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/idea.html" title="idea">#idea</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Is “Network” the next “Big Idea” in design? (<abbr title="Radu Marculescu">RM</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 254–256.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2006-FrehseKR.html">DATE-2006-FrehseKR</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying analog oscillator circuits using forward/backward abstraction refinement (<abbr title="Goran Frehse">GF</abbr>, <abbr title="Bruce H. Krogh">BHK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MeiR.html">DATE-2006-MeiR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient AC analysis of oscillators using least-squares methods (<abbr title="Ting Mei">TM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 263–268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-McConaghyG.html">DATE-2006-McConaghyG</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Double-strength CAFFEINE: fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MartensE.html">DATE-2006-MartensE</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-down heterogeneous synthesis of analog and mixed-signal systems (<abbr title="Ewout Martens">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MartinezLC.html">DATE-2006-MartinezLC</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Nonlinear model order reduction using remainder functions (<abbr title="Jose A. Martinez">JAM</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 281–282.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-YangV.html">DATE-2006-YangV</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient temperature-dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis (<abbr title="Huiying Yang">HY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-SehgalGMC.html">DATE-2006-SehgalGMC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Hierarchy-aware and area-efficient test infrastructure design for core-based system chips (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 285–290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HePE.html">DATE-2006-HePE</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Power constrained and defect-probability driven SoC test scheduling with test set partitioning (<abbr title="Zhiyuan He">ZH</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Petru Eles">PE</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YonedaMF.html">DATE-2006-YonedaMF</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power-constrained test scheduling for multi-clock domain SoCs (<abbr title="Tomokazu Yoneda">TY</abbr>, <abbr title="Kimihiko Masuda">KM</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LiuLP.html">DATE-2006-LiuLP</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Reuse-based test access and integrated test scheduling for network-on-chip (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Zach Link">ZL</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Kundu.html">DATE-2006-Kundu</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design for failure analysis (DFFA) technique to ensure incorruptible signatures (<abbr title="Sandip Kundu">SK</abbr>), pp. 309–310.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-GuptaJL.html">DATE-2006-GuptaJL</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for combinational quantum cellular automata (QCA) circuits (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Loganathan Lingappan">LL</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AbdollahiP.html">DATE-2006-AbdollahiP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Analysis and synthesis of quantum circuits by using quantum decision diagrams (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 317–322.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SuHC.html">DATE-2006-SuHC</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Droplet routing in the synthesis of digital microfluidic biochips (<abbr title="Fei Su">FS</abbr>, <abbr title="William L. Hwang">WLH</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 323–328.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RickettsIVI.html">DATE-2006-RickettsIVI</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Priority scheduling in digital microfluidics-based biochips (<abbr title="Andrew J. Ricketts">AJR</abbr>, <abbr title="Kevin M. Irick">KMI</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 329–334.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BhaduriSCTGG.html">DATE-2006-BhaduriSCTGG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A hybrid framework for design and analysis of fault-tolerant architectures (<abbr title="Debayan Bhaduri">DB</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Deji Coker">DC</abbr>, <abbr title="Valerie E. Taylor">VET</abbr>, <abbr title="Paul S. Graham">PSG</abbr>, <abbr title="Maya Gokhale">MG</abbr>), pp. 335–336.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-MinzTL.html">DATE-2006-MinzTL</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Optical routing for 3D system-on-package (<abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Somaskanda Thyagaraja">ST</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 337–338.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-RaghavanLJCV.html">DATE-2006-RaghavanLJCV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors (<abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Andy Lambrechts">AL</abbr>, <abbr title="Murali Jayapala">MJ</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MolnosHCE.html">DATE-2006-MolnosHCE</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Compositional, efficient caches for a chip multi-processor (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-EyermanEB.html">DATE-2006-EyermanEB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient design space exploration of high performance embedded out-of-order processors (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Koen De Bosschere">KDB</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-VandierendonckML.html">DATE-2006-VandierendonckML</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Application-specific reconfigurable XOR-indexing to eliminate cache conflict misses (<abbr title="Hans Vandierendonck">HV</abbr>, <abbr title="Philippe Manet">PM</abbr>, <abbr title="Jean-Didier Legat">JDL</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AhnYPKKC.html">DATE-2006-AhnYPKKC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures (<abbr title="Minwook Ahn">MA</abbr>, <abbr title="Jonghee W. Yoon">JWY</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Yoonjin Kim">YK</abbr>, <abbr title="Mary Kiemb">MK</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PanainteBV.html">DATE-2006-PanainteBV</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Compiler-driven FPGA-area allocation for reconfigurable computing (<abbr title="Elena Moscu Panainte">EMP</abbr>, <abbr title="Koen Bertels">KB</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 369–374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-NascimentoL.html">DATE-2006-NascimentoL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span></dt><dd>Temporal partitioning for image processing based on time-space complexity in reconfigurable architectures (<abbr title="Paulo Sérgio B. do Nascimento">PSBdN</abbr>, <abbr title="Manoel Eusebio de Lima">MEdL</abbr>), pp. 375–380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YiNMKAL.html">DATE-2006-YiNMKAL</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>System-level scheduling on instruction cell based reconfigurable systems (<abbr title="Ying Yi">YY</abbr>, <abbr title="Ioannis Nousias">IN</abbr>, <abbr title="Mark Milward">MM</abbr>, <abbr title="Sami Khawam">SK</abbr>, <abbr title="Tughrul Arslan">TA</abbr>, <abbr title="Iain Lindsay">IL</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BuhlerKBHSSPR.html">DATE-2006-BuhlerKBHSSPR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>DFM/DFY design for manufacturability and yield — influence of process variations in digital, analog and mixed-signal circuit design (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Jeanne Bickford">JB</abbr>, <abbr title="Jason Hibbeler">JH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Ralf Sommer">RS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Andreas Ripp">AR</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WeiTD.html">DATE-2006-WeiTD</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Systematic methodology for designing reconfigurable Delta-Sigma modulator topologies for multimode communication systems (<abbr title="Ying Wei">YW</abbr>, <abbr title="Hua Tang">HT</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YavariSR06a.html">DATE-2006-YavariSR06a</a></dt><dd>Double-sampling single-loop sigma-delta modulator topologies for broadband applications (<abbr title="Mohammad Yavari">MY</abbr>, <abbr title="Omid Shoaei">OS</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MoezE.html">DATE-2006-MoezE</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A 10-GHz 15-dB four-stage distributed amplifier in 0.18 µm CMOS process (<abbr title="Kambiz K. Moez">KKM</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 405–409.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-GarciaMN.html">DATE-2006-GarciaMN</a></dt><dd>Bootstrapped full--swing CMOS driver for low supply voltage operation (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Saeid Nooshabadi">SN</abbr>), pp. 410–411.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-BernardiSSSR.html">DATE-2006-BernardiSSSR</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective technique for minimizing the cost of processor software-based diagnosis in SoCs (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Ernesto Sánchez">ES</abbr>, <abbr title="Massimiliano Schillaci">MS</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YangC.html">DATE-2006-YangC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Timing-reasoning-based delay fault diagnosis (<abbr title="Kai Yang">KY</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LinC.html">DATE-2006-LinC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple-fault diagnosis based on single-fault activation and single-output observation (<abbr title="Yung-Chieh Lin">YCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZhouW.html">DATE-2006-ZhouW</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Software-based self-test of processors under power constraints (<abbr title="Jun Zhou">JZ</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HuangG.html">DATE-2006-HuangG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Diagnosis of defects on scan enable and clock trees (<abbr title="Yu Huang">YH</abbr>, <abbr title="Keith Gallie">KG</abbr>), pp. 436–437.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ChoRJ.html">DATE-2006-ChoRJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Lock-free synchronization for dynamic embedded real-time systems (<abbr title="Hyeonjoong Cho">HC</abbr>, <abbr title="Binoy Ravindran">BR</abbr>, <abbr title="E. Douglas Jensen">EDJ</abbr>), pp. 438–443.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WandelerMT.html">DATE-2006-WandelerMT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Performance analysis of greedy shapers in real-time systems (<abbr title="Ernesto Wandeler">EW</abbr>, <abbr title="Alexander Maxiaguine">AM</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 444–449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HeniaE.html">DATE-2006-HeniaE</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improved offset-analysis using multiple timing-references (<abbr title="Rafik Henia">RH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 450–455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LuZSLS.html">DATE-2006-LuZSLS</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Procrastinating voltage scheduling with discrete frequency sets (<abbr title="Zhijian Lu">ZL</abbr>, <abbr title="Yan Zhang">YZ</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="John Lach">JL</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YangCBHS.html">DATE-2006-YangCBHS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Communication and co-simulation infrastructure for heterogeneous system integration (<abbr title="Guang Yang">GY</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="Felice Balarin">FB</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KempfKWALM.html">DATE-2006-KempfKWALM</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A SW performance estimation framework for early system-level-design using fine-grained instrumentation (<abbr title="Torsten Kempf">TK</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Stefan Wallentowitz">SW</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ReyesKBAN.html">DATE-2006-ReyesKBAN</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study (<abbr title="Víctor Reyes">VR</abbr>, <abbr title="Wido Kruijtzer">WK</abbr>, <abbr title="Tomás Bautista">TB</abbr>, <abbr title="Ghiath Alkadi">GA</abbr>, <abbr title="Antonio Núñez">AN</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-StreubuhrFHTDS.html">DATE-2006-StreubuhrFHTDS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Task-accurate performance modeling in SystemC for real-time multi-processor architectures (<abbr title="Martin Streubühr">MS</abbr>, <abbr title="Joachim Falk">JF</abbr>, <abbr title="Christian Haubelt">CH</abbr>, <abbr title="Jürgen Teich">JT</abbr>, <abbr title="Rainer Dorsch">RD</abbr>, <abbr title="Thomas Schlipf">TS</abbr>), pp. 480–481.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-PaulinPLBBLLL.html">DATE-2006-PaulinPLBBLLL</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Distributed object models for multi-processor SoC’s, with application to low-power multimedia wireless systems (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Chuck Pilkington">CP</abbr>, <abbr title="Michel Langevin">ML</abbr>, <abbr title="Essaid Bensoudane">EB</abbr>, <abbr title="Olivier Benny">OB</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Bruno Lavigueur">BL</abbr>, <abbr title="David Lo">DL</abbr>), pp. 482–487.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KogelB.html">DATE-2006-KogelB</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Virtual prototyping of embedded platforms for wireless and multimedia (<abbr title="Tim Kogel">TK</abbr>, <abbr title="Matthew Braun">MB</abbr>), pp. 488–490.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2006-Benini.html">DATE-2006-Benini</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Application specific NoC design (<abbr title="Luca Benini">LB</abbr>), pp. 491–495.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-ViswanathAJ.html">DATE-2006-ViswanathAJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Automatic insertion of low power annotations in RTL for pipelined microprocessors (<abbr title="Vinod Viswanath">VV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MochockiLC.html">DATE-2006-MochockiLC</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Power analysis of mobile 3D graphics (<abbr title="Bren Mochocki">BM</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Srihari Cadambi">SC</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PettisRL.html">DATE-2006-PettisRL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Automatic run-time selection of power policies for operating systems (<abbr title="Nathaniel Pettis">NP</abbr>, <abbr title="Jason Ridenour">JR</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-XianL.html">DATE-2006-XianL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Energy reduction by workload adaptation in a multi-process environment (<abbr title="Changjiu Xian">CX</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ParkCR.html">DATE-2006-ParkCR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Dynamic bit-width adaptation in DCT: image quality versus computation energy trade-off (<abbr title="Jongsun Park">JP</abbr>, <abbr title="Jung Hwan Choi">JHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 520–521.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-LaMeresK.html">DATE-2006-LaMeresK</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span></dt><dd>Bus stuttering: an encoding technique to reduce inductive noise in off-chip data transmission (<abbr title="Brock J. LaMeres">BJL</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZhangHC.html">DATE-2006-ZhangHC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing analysis with path reconvergence and spatial correlations (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 528–532.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-AbbaspourFP.html">DATE-2006-AbbaspourFP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Non-gaussian statistical interconnect timing analysis (<abbr title="Soroush Abbaspour">SA</abbr>, <abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-NazarianP.html">DATE-2006-NazarianP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Cell delay analysis based on rate-of-current change (<abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 539–544.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Liu.html">DATE-2006-Liu</a></dt><dd>A practical method to estimate interconnect responses to variabilities (<abbr title="Frank Liu">FL</abbr>), pp. 545–546.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-SebekeJHFSG.html">DATE-2006-SebekeJHFSG</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Test and reliability challenges in automotive microelectronics (<abbr title="C. Sebeke">CS</abbr>, <abbr title="C. Jung">CJ</abbr>, <abbr title="Klaus Harbich">KH</abbr>, <abbr title="S. Fuchs">SF</abbr>, <abbr title="J. Schwarz">JS</abbr>, <abbr title="Peter Göhner">PG</abbr>), p. 547.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-KanajanZPS.html">DATE-2006-KanajanZPS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Exploring trade-off’s between centralized versus decentralized automotive architectures using a virtual integration environment (<abbr title="Sri Kanajan">SK</abbr>, <abbr title="Haibo Zeng">HZ</abbr>, <abbr title="Claudio Pinello">CP</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Weber.html">DATE-2006-Weber</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Management of complex automotive communication networks (<abbr title="Thomas Weber">TW</abbr>), pp. 554–555.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-HerkersdorfS.html">DATE-2006-HerkersdorfS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AutoVision: flexible processor architecture for video-assisted driving (<abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Walter Stechele">WS</abbr>), p. 556.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-Muller-Glaser.html">DATE-2006-Muller-Glaser</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Domain specific model driven design for automotive electronic control units (<abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), p. 557.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-Degardins.html">DATE-2006-Degardins</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/assessment.html" title="assessment">#assessment</a></span></dt><dd>Electric and electronic vehicle architecture assessment (<abbr title="Pascal Dégardins">PD</abbr>), p. 558.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-Leteinturier.html">DATE-2006-Leteinturier</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Automotive semi-conductor trend &amp; challenges (<abbr title="Patrick Leteinturier">PL</abbr>), p. 559.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-UmKHKCKEK.html">DATE-2006-UmKHKCKEK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A systematic IP and bus subsystem modeling for platform-based system design (<abbr title="Junhyung Um">JU</abbr>, <abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Sungpack Hong">SH</abbr>, <abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 560–564.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-PatelSB.html">DATE-2006-PatelSB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Heterogeneous behavioral hierarchy for system level designs (<abbr title="Hiren D. Patel">HDP</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Reinaldo A. Bergamaschi">RAB</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SchaumontSV.html">DATE-2006-SchaumontSV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Design with race-free hardware semantics (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 571–576.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ProchnowH.html">DATE-2006-ProchnowH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Comfortable modeling of complex reactive systems (<abbr title="Steffen Prochnow">SP</abbr>, <abbr title="Reinhard von Hanxleden">RvH</abbr>), pp. 577–578.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-AhmedM.html">DATE-2006-AhmedM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Faster exploration of high level design alternatives using UML for better partitions (<abbr title="Waseem Ahmed">WA</abbr>, <abbr title="Doug Myers">DM</abbr>), pp. 579–580.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-LeupersKKP.html">DATE-2006-LeupersKKP</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A design flow for configurable embedded processors based on optimized instruction set extension synthesis (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Stefan Kraemer">SK</abbr>, <abbr title="M. Pandey">MP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RobellySCF.html">DATE-2006-RobellySCF</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy efficiency vs. programmability trade-off: architectures and design principles (<abbr title="Pablo Robelly">PR</abbr>, <abbr title="Hendrik Seidel">HS</abbr>, <abbr title="K. C. Chen">KCC</abbr>, <abbr title="Gerhard Fettweis">GF</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BurgBWSB.html">DATE-2006-BurgBWSB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Advanced receiver algorithms for MIMO wireless communications (<abbr title="Andreas Burg">AB</abbr>, <abbr title="Moritz Borgmann">MB</abbr>, <abbr title="Markus Wenk">MW</abbr>, <abbr title="Christoph Studer">CS</abbr>, <abbr title="Helmut Bölcskei">HB</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Shaver.html">DATE-2006-Shaver</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Next generation architectures can dramatically reduce the 4G deployment cycle (<abbr title="D. Shaver">DS</abbr>), p. 599.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-ChattopadhyayGKWSILAM.html">DATE-2006-ChattopadhyayGKWSILAM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Automatic ADL-based operand isolation for embedded processors (<abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="B. Geukes">BG</abbr>, <abbr title="David Kammler">DK</abbr>, <abbr title="Ernst Martin Witte">EMW</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Harold Ishebabi">HI</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MonchieroPSV.html">DATE-2006-MonchieroPSV</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Power/performance hardware optimization for synchronization intensive applications in MPSoCs (<abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Oreste Villa">OV</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KumarA.html">DATE-2006-KumarA</a></dt><dd>An analytical state dependent leakage power model for FPGAs (<abbr title="Akhilesh Kumar">AK</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MallikSBZ.html">DATE-2006-MallikSBZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Smart bit-width allocation for low power optimization in a systemc based ASIC design environment (<abbr title="Arindam Mallik">AM</abbr>, <abbr title="Debjit Sinha">DS</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SundaresanM.html">DATE-2006-SundaresanM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Value-based bit ordering for energy optimization of on-chip global signal buses (<abbr title="Krishnan Sundaresan">KS</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 624–625.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-SridharanC.html">DATE-2006-SridharanC</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modeling multiple input switching of CMOS gates in DSM technology using HDMR (<abbr title="Jayashree Sridharan">JS</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SoffkeZMG.html">DATE-2006-SoffkeZMG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits (<abbr title="Oliver Soffke">OS</abbr>, <abbr title="Peter Zipf">PZ</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Maurer.html">DATE-2006-Maurer</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using conjugate symmetries to enhance gate-level simulations (<abbr title="Peter M. Maurer">PMM</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Al-JunaidK.html">DATE-2006-Al-JunaidK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>HDL models of ferromagnetic core hysteresis using timeless discretisation of the magnetic slope (<abbr title="Hessa Al-Junaid">HAJ</abbr>, <abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 644–645.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-NegreirosCS.html">DATE-2006-NegreirosCS</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An improved RF loopback for test time reduction (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LiuI.html">DATE-2006-LiuI</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Vikram Iyengar">VI</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SrinivasanTC.html">DATE-2006-SrinivasanTC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span></dt><dd>Online RF checkers for diagnosing multi-gigahertz automatic test boards on low cost ATE platforms (<abbr title="Ganesh Srinivasan">GS</abbr>, <abbr title="Friedrich Taenzler">FT</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DhayniMRB.html">DATE-2006-DhayniMRB</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom functional BIST for linear and nonlinear MEMS (<abbr title="Achraf Dhayni">AD</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Libor Rufer">LR</abbr>, <abbr title="Ahcène Bounceur">AB</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AbbasIA.html">DATE-2006-AbbasIA</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>On-chip 8GHz non-periodic high-swing noise detector (<abbr title="Mohamed Abbas">MA</abbr>, <abbr title="Makoto Ikeda">MI</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-LahiriBCM.html">DATE-2006-LahiriBCM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Battery-aware code partitioning for a text to speech system (<abbr title="Anirban Lahiri">AL</abbr>, <abbr title="Anupam Basu">AB</abbr>, <abbr title="Monojit Choudhury">MC</abbr>, <abbr title="Srobona Mitra">SM</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LiCY.html">DATE-2006-LiCY</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Performance optimization for energy-aware adaptive checkpointing in embedded real-time systems (<abbr title="Zhongwen Li">ZL</abbr>, <abbr title="Hong Chen">HC</abbr>, <abbr title="Shui Yu">SY</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-CorneaND.html">DATE-2006-CorneaND</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Software annotations for power optimization on mobile devices (<abbr title="Radu Cornea">RC</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-XueOLKK.html">DATE-2006-XueOLKK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamic partitioning of processing and memory resources in embedded MPSoC architectures (<abbr title="Liping Xue">LX</abbr>, <abbr title="Ozcan Ozturk">OO</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KandemirCLIK.html">DATE-2006-KandemirCLIK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Activity clustering for leakage management in SPMs (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 696–697.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-Stanley-MarbellLR.html">DATE-2006-Stanley-MarbellLR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Adaptive data placement in an embedded multiprocessor thread library (<abbr title="Phillip Stanley-Marbell">PSM</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 698–699.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-PasrichaD.html">DATE-2006-PasrichaD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC (<abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-IzosimovPEP.html">DATE-2006-IzosimovPEP</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of fault-tolerant schedules with transparency/performance trade-offs for distributed embedded systems (<abbr title="Viacheslav Izosimov">VI</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-OgrasMLC.html">DATE-2006-OgrasMLC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Communication architecture optimization: making the shortest path shorter in regular networks-on-chip (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ManolacheEP.html">DATE-2006-ManolacheEP</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Buffer space optimisation with communication synthesis and traffic shaping for NoCs (<abbr title="Sorin Manolache">SM</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 718–723.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LinHF.html">DATE-2006-LinHF</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Cooptimization of interface hardware and software for I/O controllers (<abbr title="Kuan Jen Lin">KJL</abbr>, <abbr title="Shih Hao Huang">SHH</abbr>, <abbr title="Shan Chien Fang">SCF</abbr>), pp. 724–725.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-NollL.html">DATE-2006-NollL</a> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span></dt><dd>Cross disciplinary aspects (4G wireless special day) (<abbr title="Tobias G. Noll">TGN</abbr>, <abbr title="Uwe Lambrette">UL</abbr>), p. 726.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-LambretteH.html">DATE-2006-LambretteH</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SoC: fuelling the hopes of the mobile industry (<abbr title="Uwe Lambrette">UL</abbr>, <abbr title="Booz Allen Hamilton">BAH</abbr>), p. 727.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-SekarLRD.html">DATE-2006-SekarLRD</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms (<abbr title="Krishna Sekar">KS</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DensmoreDS.html">DATE-2006-DensmoreDS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>FPGA architecture characterization for system level performance analysis (<abbr title="Douglas Densmore">DD</abbr>, <abbr title="Adam Donlin">AD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BartzasMPACST.html">DATE-2006-BartzasMPACST</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications (<abbr title="Alexandros Bartzas">AB</abbr>, <abbr title="Stylianos Mamagkakis">SM</abbr>, <abbr title="Georgios Pouiklis">GP</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Antonios Thanailakis">AT</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RadhakrishnanGP.html">DATE-2006-RadhakrishnanGP</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Customization of application specific heterogeneous multi-pipeline processors (<abbr title="Swarnalatha Radhakrishnan">SR</abbr>, <abbr title="Hui Guo">HG</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ThornbergO.html">DATE-2006-ThornbergO</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Impact of bit-width specification on the memory hierarchy for a real-time video processing system (<abbr title="Benny Thörnberg">BT</abbr>, <abbr title="Mattias O'Nils">MO</abbr>), pp. 752–753.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-GuillotBRCGA.html">DATE-2006-GuillotBRCGA</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient factorization of DSP transforms using taylor expansion diagrams (<abbr title="Jérémie Guillot">JG</abbr>, <abbr title="Emmanuel Boutillon">EB</abbr>, <abbr title="Qian Ren">QR</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Daniel Gomez-Prado">DGP</abbr>, <abbr title="Serkan Askar">SA</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-VenkataramanHLS.html">DATE-2006-VenkataramanHLS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Integrated placement and skew optimization for rotary clocking (<abbr title="Ganesh Venkataraman">GV</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KimH.html">DATE-2006-KimH</a></dt><dd>Associative skew clock routing for difficult instances (<abbr title="Min-Seok Kim">MSK</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 762–767.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DuttA.html">DATE-2006-DuttA</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Hasan Arslan">HA</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HuangML.html">DATE-2006-HuangML</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Defect tolerance of QCA tiles (<abbr title="Jing Huang">JH</abbr>, <abbr title="Mariam Momenzadeh">MM</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PaulKKAR.html">DATE-2006-PaulKKAR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits (<abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Haldun Kufluoglu">HK</abbr>, <abbr title="Muhammad Ashraful Alam">MAA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BhanjaOLP.html">DATE-2006-BhanjaOLP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Novel designs for thermally robust coplanar crossing in QCA (<abbr title="Sanjukta Bhanja">SB</abbr>, <abbr title="Marco Ottavi">MO</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>, <abbr title="Salvatore Pontarelli">SP</abbr>), pp. 786–791.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-NepalBMPZ.html">DATE-2006-NepalBMPZ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Designing MRF based error correcting circuits for memory elements (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 792–793.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-SteinhammerGAK.html">DATE-2006-SteinhammerGAK</a></dt><dd>A time-triggered ethernet (TTE) switch (<abbr title="Klaus Steinhammer">KS</abbr>, <abbr title="Petr Grillinger">PG</abbr>, <abbr title="Astrit Ademaj">AA</abbr>, <abbr title="Hermann Kopetz">HK</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Schoeberl.html">DATE-2006-Schoeberl</a> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>A time predictable Java processor (<abbr title="Martin Schoeberl">MS</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WehrmeisterPB.html">DATE-2006-WehrmeisterPB</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Optimizing the generation of object-oriented real-time embedded applications based on the real-time specification for Java (<abbr title="Marco A. Wehrmeister">MAW</abbr>, <abbr title="Carlos Eduardo Pereira">CEP</abbr>, <abbr title="Leandro Buss Becker">LBB</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-GiunchigliaNT.html">DATE-2006-GiunchigliaNT</a> <span class="tag"><a href="tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Quantifier structure in search based procedures for QBFs (<abbr title="Enrico Giunchiglia">EG</abbr>, <abbr title="Massimo Narizzano">MN</abbr>, <abbr title="Armando Tacchella">AT</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-JinS.html">DATE-2006-JinS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Strong conflict analysis for propositional satisfiability (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ShekharKE.html">DATE-2006-ShekharKE</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Equivalence verification of arithmetic datapaths with multiple word-length operands (<abbr title="Namrata Shekhar">NS</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Florian Enescu">FE</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-X.html">DATE-2006-X</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>4G applications, architectures, design methodology and tools for MPSoC, pp. 830–831.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ChakrabortySDMMP.html">DATE-2006-ChakrabortySDMMP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Thermal resilient bounded-skew clock tree optimization methodology (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Prassanna Sithambaram">PS</abbr>, <abbr title="Karthik Duraisami">KD</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 832–837.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PaciMPB.html">DATE-2006-PaciMPB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Exploring “temperature-aware” design in low-power MPSoCs (<abbr title="Giacomo Paci">GP</abbr>, <abbr title="Paul Marchal">PM</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 838–843.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-YangGZSD.html">DATE-2006-YangGZSD</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Adaptive chip-package thermal analysis for synthesis and design (<abbr title="Yonghong Yang">YY</abbr>, <abbr title="Zhenyu (Peter) Gu">Z(G</abbr>, <abbr title="Changyun Zhu">CZ</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 844–849.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WangXVI.html">DATE-2006-WangXVI</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>On-chip bus thermal analysis and optimization (<abbr title="Feng Wang">FW</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RaychowdhuryPBR.html">DATE-2006-RaychowdhuryPBR</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies (<abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 856–861.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BabighianBMM.html">DATE-2006-BabighianBMM</a></dt><dd>Enabling fine-grain leakage management by voltage anchor insertion (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 868–873.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MamagkakisAPCSM.html">DATE-2006-MamagkakisAPCSM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automated exploration of pareto-optimal configurations in parameterized dynamic memory allocation for embedded systems (<abbr title="Stylianos Mamagkakis">SM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Christophe Poucet">CP</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 874–875.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-AlimondaACP.html">DATE-2006-AlimondaACP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A control theoretic approach to run-time energy optimization of pipelined processing in MPSoCs (<abbr title="Andrea Alimonda">AA</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Alessandro Pisano">AP</abbr>), pp. 876–877.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-WongL.html">DATE-2006-WongL</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>3D floorplanning with thermal vias (<abbr title="Eric Wong">EW</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-IizukaIA.html">DATE-2006-IizukaIA</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing-driven cell layout de-compaction for yield optimization by critical area minimization (<abbr title="Tetsuya Iizuka">TI</abbr>, <abbr title="Makoto Ikeda">MI</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KahngPSW.html">DATE-2006-KahngPSW</a> <span class="tag"><a href="tag/lens.html" title="lens">#lens</a></span></dt><dd>Lens aberration aware timing-driven placement (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Chul-Hong Park">CHP</abbr>, <abbr title="Puneet Sharma">PS</abbr>, <abbr title="Qinke Wang">QW</abbr>), pp. 890–895.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KrusemanH.html">DATE-2006-KrusemanH</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On test conditions for the detection of open defects (<abbr title="Bram Kruseman">BK</abbr>, <abbr title="Manuel Heiligers">MH</abbr>), pp. 896–901.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RosselloS.html">DATE-2006-RosselloS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span></dt><dd>A compact model to identify delay faults due to crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 902–906.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-PomeranzR.html">DATE-2006-PomeranzR</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Generation of broadside transition fault test sets that detect four-way bridging faults (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 907–912.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-NelsonZDBPMB.html">DATE-2006-NelsonZDBPMB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Extraction of defect density and size distributions from wafer sort test results (<abbr title="Jeffrey E. Nelson">JEN</abbr>, <abbr title="Thomas Zanon">TZ</abbr>, <abbr title="Rao Desineni">RD</abbr>, <abbr title="Jason G. Brown">JGB</abbr>, <abbr title="N. Patil">NP</abbr>, <abbr title="Wojciech Maly">WM</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 913–918.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ScharwachterHLAM.html">DATE-2006-ScharwachterHLAM</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An interprocedural code optimization technique for network processors using hardware multi-threading support (<abbr title="Hanno Scharwächter">HS</abbr>, <abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 919–924.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-UdayakumaranB.html">DATE-2006-UdayakumaranB</a></dt><dd>An integrated scratch-pad allocator for affine and non-affine code (<abbr title="Sumesh Udayakumaran">SU</abbr>, <abbr title="Rajeev Barua">RB</abbr>), pp. 925–930.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ChenOKK.html">DATE-2006-ChenOKK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamic scratch-pad memory management for irregular array access patterns (<abbr title="Guilin Chen">GC</abbr>, <abbr title="Ozcan Ozturk">OO</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 931–936.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ShinKKH.html">DATE-2006-ShinKKH</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Restructuring field layouts for embedded memory systems (<abbr title="Keoncheol Shin">KS</abbr>, <abbr title="Jungeun Kim">JK</abbr>, <abbr title="Seonggun Kim">SK</abbr>, <abbr title="Hwansoo Han">HH</abbr>), pp. 937–942.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HuangG06a.html">DATE-2006-HuangG06a</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities (<abbr title="Po-Kuan Huang">PKH</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>), pp. 943–944.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ParkOPSH.html">DATE-2006-ParkOPSH</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Dynamic code overlay of SDF-modeled programs on low-end embedded systems (<abbr title="Hae-woo Park">HwP</abbr>, <abbr title="Kyoungjoo Oh">KO</abbr>, <abbr title="Soyoung Park">SP</abbr>, <abbr title="Myoung-min Sim">MmS</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 945–946.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-SethuramanV.html">DATE-2006-SethuramanV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs (<abbr title="Balasubramanian Sethuraman">BS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 947–952.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LiuBCLM.html">DATE-2006-LiuBCLM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Hardware efficient architectures for Eigenvalue computation (<abbr title="Yang Liu">YL</abbr>, <abbr title="Christos-Savvas Bouganis">CSB</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>, <abbr title="Philip Heng Wai Leong">PHWL</abbr>, <abbr title="Stephen J. Motley">SJM</abbr>), pp. 953–958.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KulkarniB.html">DATE-2006-KulkarniB</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Memory centric thread synchronization on platform FPGAs (<abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="Gordon J. Brebner">GJB</abbr>), pp. 959–964.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-QuSN.html">DATE-2006-QuSN</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A parallel configuration model for reducing the run-time reconfiguration overhead (<abbr title="Yang Qu">YQ</abbr>, <abbr title="Juha-Pekka Soininen">JPS</abbr>, <abbr title="Jari Nurmi">JN</abbr>), pp. 965–969.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-Havinga.html">DATE-2006-Havinga</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Wireless sensor networks and beyond (<abbr title="Paul J. M. Havinga">PJMH</abbr>), p. 970.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-El-HoiydiACCDEGGLMPPPRRRV.html">DATE-2006-El-HoiydiACCDEGGLMPPPRRRV</a></dt><dd>The ultra low-power wiseNET system (<abbr title="Amre El-Hoiydi">AEH</abbr>, <abbr title="Claude Arm">CA</abbr>, <abbr title="Ricardo Caseiro">RC</abbr>, <abbr title="Stefan Cserveny">SC</abbr>, <abbr title="Jean-Dominique Decotignie">JDD</abbr>, <abbr title="Christian C. Enz">CCE</abbr>, <abbr title="Frédéric Giroud">FG</abbr>, <abbr title="Steve Gyger">SG</abbr>, <abbr title="E. Leroux">EL</abbr>, <abbr title="Thierry Melly">TM</abbr>, <abbr title="Vincent Peiris">VP</abbr>, <abbr title="Franz-Xaver Pengg">FXP</abbr>, <abbr title="P.-D. Pfister">PDP</abbr>, <abbr title="Nicolas Raemy">NR</abbr>, <abbr title="A. Ribordy">AR</abbr>, <abbr title="David Ruffieux">DR</abbr>, <abbr title="Patrick Volet">PV</abbr>), pp. 971–976.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Beutel.html">DATE-2006-Beutel</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast-prototyping using the BTnode platform (<abbr title="Jan Beutel">JB</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ChenMBR.html">DATE-2006-ChenMBR</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Circuit-aware device design methodology for nanometer technologies: a case study for low power SRAM design (<abbr title="Qikai Chen">QC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Aditya Bansal">AB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 983–988.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SchusterNPF.html">DATE-2006-SchusterNPF</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural and technology influence on the optimal total power consumption (<abbr title="Christian Schuster">CS</abbr>, <abbr title="Jean-Luc Nagel">JLN</abbr>, <abbr title="Christian Piguet">CP</abbr>, <abbr title="Pierre-André Farine">PAF</abbr>), pp. 989–994.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AmelifardFP.html">DATE-2006-AmelifardFP</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using Dual-Vt and Dual-Tox assignment (<abbr title="Behnam Amelifard">BA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 995–1000.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-GandhiM.html">DATE-2006-GandhiM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Exploiting data-dependent slack using dynamic multi-VDD to minimize energy consumption in datapath circuits (<abbr title="Kaushal R. Gandhi">KRG</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 1001–1006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BombieriFP.html">DATE-2006-BombieriFP</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the evaluation of transactor-based verification for reusing TLM assertions and testbenches at RTL (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 1007–1012.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BalarinP.html">DATE-2006-BalarinP</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional verification methodology based on formal interface specification and transactor generation (<abbr title="Felice Balarin">FB</abbr>, <abbr title="Roberto Passerone">RP</abbr>), pp. 1013–1018.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Harris.html">DATE-2006-Harris</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>A coverage metric for the validation of interacting processes (<abbr title="Ian G. Harris">IGH</abbr>), pp. 1019–1024.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-JerinicLHM.html">DATE-2006-JerinicLHM</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>New methods and coverage metrics for functional verification (<abbr title="Vasco Jerinic">VJ</abbr>, <abbr title="Jan Langer">JL</abbr>, <abbr title="Ulrich Heinkel">UH</abbr>, <abbr title="Dietmar Müller">DM</abbr>), pp. 1025–1030.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KruppM.html">DATE-2006-KruppM</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Classification trees for random tests and functional coverage (<abbr title="Alexander Krupp">AK</abbr>, <abbr title="Wolfgang Müller">WM</abbr>), pp. 1031–1032.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-KavousianosKN.html">DATE-2006-KavousianosKN</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient test-data compression for IP cores using multilevel Huffman coding (<abbr title="Xrysovalantis Kavousianos">XK</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>, <abbr title="Dimitris Nikolos">DN</abbr>), pp. 1033–1038.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PolianF.html">DATE-2006-PolianF</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional constraints vs. test compression in scan-based delay testing (<abbr title="Ilia Polian">IP</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 1039–1044.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ZengI.html">DATE-2006-ZengI</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Concurrent core test for SOC using shared test set and scan chain disable (<abbr title="Gang Zeng">GZ</abbr>, <abbr title="Hideo Ito">HI</abbr>), pp. 1045–1050.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WangBC.html">DATE-2006-WangBC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient unknown blocking using LFSR reseeding (<abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Kedarnath J. Balakrishnan">KJB</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 1051–1052.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ChaoWCWC.html">DATE-2006-ChaoWCWC</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Coverage loss by using space compactors in presence of unknown values (<abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Wenlong Wei">WW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 1053–1054.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-ChengG.html">DATE-2006-ChengG</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Online energy-aware I/O device scheduling for hard real-time systems (<abbr title="Hui Cheng">HC</abbr>, <abbr title="Steve Goddard">SG</abbr>), pp. 1055–1060.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HsuCK.html">DATE-2006-HsuCK</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint (<abbr title="Heng-Ruey Hsu">HRH</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 1061–1066.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-CherrounDF.html">DATE-2006-CherrounDF</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Scheduling under resource constraints using dis-equations (<abbr title="Hadda Cherroun">HC</abbr>, <abbr title="Alain Darte">AD</abbr>, <abbr title="Paul Feautrier">PF</abbr>), pp. 1067–1072.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MaC.html">DATE-2006-MaC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable performance-energy trade-off exploration of embedded real-time systems on multiprocessor platforms (<abbr title="Zhe Ma">ZM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1073–1078.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ChaiK.html">DATE-2006-ChaiK</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Building a better Boolean matcher and symmetry detector (<abbr title="Donald Chai">DC</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>), pp. 1079–1084.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SovianiTE.html">DATE-2006-SovianiTE</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing sequential cycles through Shannon decomposition and retiming (<abbr title="Cristian Soviani">CS</abbr>, <abbr title="Olivier Tardieu">OT</abbr>, <abbr title="Stephen A. Edwards">SAE</abbr>), pp. 1085–1090.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Albrecht.html">DATE-2006-Albrecht</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient incremental clock latency scheduling for large circuits (<abbr title="Christoph Albrecht">CA</abbr>), pp. 1091–1096.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ReddyWM.html">DATE-2006-ReddyWM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Analyzing timing uncertainty in mesh-based clock architectures (<abbr title="Subodh M. Reddy">SMR</abbr>, <abbr title="Gustavo R. Wilke">GRW</abbr>, <abbr title="Rajeev Murgai">RM</abbr>), pp. 1097–1102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BoniventoCS.html">DATE-2006-BoniventoCS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Platform-based design of wireless sensor networks for industrial applications (<abbr title="Alvise Bonivento">AB</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 1103–1107.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-HandziskiKWW.html">DATE-2006-HandziskiKWW</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>An environment for controlled experiments with in-house sensor networks (<abbr title="Vlado Handziski">VH</abbr>, <abbr title="Andreas Köpke">AK</abbr>, <abbr title="Andreas Willig">AW</abbr>, <abbr title="Adam Wolisz">AW</abbr>), p. 1108.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-BonnetLM.html">DATE-2006-BonnetLM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Hogthrob: towards a sensor network infrastructure for sow monitoring (wireless sensor network special day) (<abbr title="Philippe Bonnet">PB</abbr>, <abbr title="Martin Leopold">ML</abbr>, <abbr title="K. Madsen">KM</abbr>), p. 1109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-ChakrapaniACKPS.html">DATE-2006-ChakrapaniACKPS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology (<abbr title="Lakshmi N. Chakrapani">LNC</abbr>, <abbr title="Bilge E. S. Akgul">BESA</abbr>, <abbr title="Suresh Cheemalavagu">SC</abbr>, <abbr title="Pinar Korkmaz">PK</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Balasubramanian Seshasayee">BS</abbr>), pp. 1110–1115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BudnikR.html">DATE-2006-BudnikR</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Minimizing ohmic loss and supply voltage variation using a novel distributed power supply network (<abbr title="Mark M. Budnik">MMB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1116–1121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Chang.html">DATE-2006-Chang</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An ultra low-power TLB design (<abbr title="Yen-Jen Chang">YJC</abbr>), pp. 1122–1127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-RongP.html">DATE-2006-RongP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Determining the optimal timeout values for a power-managed system based on the theory of Markovian processes: offline and online algorithms (<abbr title="Peng Rong">PR</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1128–1133.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MatulaM.html">DATE-2006-MatulaM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A formal model and efficient traversal algorithm for generating testbenches for verification of IEEE standard floating point division (<abbr title="David W. Matula">DWM</abbr>, <abbr title="Lee D. McFearin">LDM</abbr>), pp. 1134–1138.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2006-FeySVD.html">DATE-2006-FeySVD</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/sat.html" title="sat">#sat</a></span></dt><dd>On the relation between simulation-based and SAT-based diagnosis (<abbr title="Görschwin Fey">GF</abbr>, <abbr title="Sean Safarpour">SS</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1139–1144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AngioliniCLFFB.html">DATE-2006-AngioliniCLFFB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>An integrated open framework for heterogeneous MPSoC design space exploration (<abbr title="Federico Angiolini">FA</abbr>, <abbr title="Jianjiang Ceng">JC</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Federico Ferrari">FF</abbr>, <abbr title="Cesare Ferri">CF</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1145–1150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KimHG.html">DATE-2006-KimHG</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Parallel co-simulation using virtual synchronization with redundant host execution (<abbr title="Dohyung Kim">DK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>, <abbr title="Rajesh Gupta">RG</abbr>), pp. 1151–1156.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-NakamuraST.html">DATE-2006-NakamuraST</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An efficient and portable scheduler for RTOS simulation and its certified integration to SystemC (<abbr title="Hiroaki Nakamura">HN</abbr>, <abbr title="Naoto Sato">NS</abbr>, <abbr title="Naoshi Tabuchi">NT</abbr>), pp. 1157–1158.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-DililloRAG.html">DATE-2006-DililloRAG</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Minimizing test power in SRAM through reduction of pre-charge activity (<abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Patrick Girard">PG</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-SutharD.html">DATE-2006-SutharD</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults (<abbr title="Vishal Suthar">VS</abbr>, <abbr title="Shantanu Dutt">SD</abbr>), pp. 1165–1170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HosseinabadyBBN.html">DATE-2006-HosseinabadyBBN</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A concurrent testing method for NoC switches (<abbr title="Mohammad Hosseinabady">MH</abbr>, <abbr title="Abbas Banaiyan">AB</abbr>, <abbr title="Mahdi Nazm Bojnordi">MNB</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>), pp. 1171–1176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HelyBFR.html">DATE-2006-HelyBFR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A secure scan design methodology (<abbr title="David Hély">DH</abbr>, <abbr title="Frédéric Bancel">FB</abbr>, <abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>), pp. 1177–1178.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-HeJ.html">DATE-2006-HeJ</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics (<abbr title="Chen He">CH</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>), pp. 1179–1184.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KastnerGHBKBS.html">DATE-2006-KastnerGHBKBS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout driven data communication optimization for high level synthesis (<abbr title="Ryan Kastner">RK</abbr>, <abbr title="Wenrui Gong">WG</abbr>, <abbr title="Xin Hao">XH</abbr>, <abbr title="Forrest Brewer">FB</abbr>, <abbr title="Adam Kaplan">AK</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 1185–1190.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MohantyVK.html">DATE-2006-MohantyVK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits (<abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Ramakrishna Velagapudi">RV</abbr>, <abbr title="Elias Kougianos">EK</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ParkESNDP.html">DATE-2006-ParkESNDP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Automatic generation of operation tables for fast exploration of bypasses in embedded processors (<abbr title="Sanghyun Park">SP</abbr>, <abbr title="Eugene Earlie">EE</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Alex Nicolau">AN</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PanditKMP.html">DATE-2006-PanditKMP</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High level synthesis of higher order continuous time state variable filters with minimum sensitivity and hardware count (<abbr title="Soumya Pandit">SP</abbr>, <abbr title="Sougata Kar">SK</abbr>, <abbr title="Chittaranjan A. Mandal">CAM</abbr>, <abbr title="Amit Patra">AP</abbr>), pp. 1203–1204.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-WangYIG.html">DATE-2006-WangYIG</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Disjunctive image computation for embedded software verification (<abbr title="Chao Wang">CW</abbr>, <abbr title="Zijiang Yang">ZY</abbr>, <abbr title="Franjo Ivancic">FI</abbr>, <abbr title="Aarti Gupta">AG</abbr>), pp. 1205–1210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ShyamB.html">DATE-2006-ShyamB</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Distance-guided hybrid verification with GUIDO (<abbr title="Smitha Shyam">SS</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1211–1216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-DasBDC.html">DATE-2006-DasBDC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What lies between design intent coverage and model checking? (<abbr title="Sayantan Das">SD</abbr>, <abbr title="Prasenjit Basu">PB</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>), pp. 1217–1222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HassenT.html">DATE-2006-HassenT</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/term%20rewriting.html" title="term rewriting">#term rewriting</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the numerical verification of probabilistic rewriting systems (<abbr title="Jounaïdi Ben Hassen">JBH</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1223–1224.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-FeyGD.html">DATE-2006-FeyGD</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Avoiding false negatives in formal verification for protocol-driven blocks (<abbr title="Görschwin Fey">GF</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1225–1226.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2006-MaciiPFADZ.html">DATE-2006-MaciiPFADZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/matter.html" title="matter">#matter</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Low-power design tools: are EDA vendors taking this matter seriously? (<abbr title="Enrico Macii">EM</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Dirk Friebel">DF</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Antun Domic">AD</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), p. 1227.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2006-KarlssonEP.html">DATE-2006-KarlssonEP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of systemc designs using a petri-net based representation (<abbr title="Daniel Karlsson">DK</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 1228–1233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KaneMS.html">DATE-2006-KaneMS</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Monolithic verification of deep pipelines with collapsed flushing (<abbr title="Roma Kane">RK</abbr>, <abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Sudarshan K. Srinivasan">SKS</abbr>), pp. 1234–1239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KooM.html">DATE-2006-KooM</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Functional test generation using property decompositions for validation of pipelined processors (<abbr title="Heon-Mo Koo">HMK</abbr>, <abbr title="Prabhat Mishra">PM</abbr>), pp. 1240–1245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Morin-AlloryB.html">DATE-2006-Morin-AlloryB</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Proven correct monitors from PSL specifications (<abbr title="Katell Morin-Allory">KMA</abbr>, <abbr title="Dominique Borrione">DB</abbr>), pp. 1246–1251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Al-ArsHG.html">DATE-2006-Al-ArsHG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Space of DRAM fault models and corresponding testing (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BensoBCNP.html">DATE-2006-BensoBCNP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic march tests generations for static linked faults in SRAMs (<abbr title="Alfredo Benso">AB</abbr>, <abbr title="Alberto Bosio">AB</abbr>, <abbr title="Stefano Di Carlo">SDC</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 1258–1263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-PomeranzR06a.html">DATE-2006-PomeranzR06a</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Test compaction for transition faults under transparent-scan (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 1264–1269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-WangCG.html">DATE-2006-WangCG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test set enrichment using a probabilistic fault model and the theory of output deviations (<abbr title="Zhanglei Wang">ZW</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 1270–1275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-AsadiSTK.html">DATE-2006-AsadiSTK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Vulnerability analysis of L2 cache elements to single event upsets (<abbr title="Hossein Asadi">HA</abbr>, <abbr title="Vilas Sridharan">VS</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="David R. Kaeli">DRK</abbr>), pp. 1276–1281.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Kim.html">DATE-2006-Kim</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Area-efficient error protection for caches (<abbr title="Soontae Kim">SK</abbr>), pp. 1282–1287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HealyVEBLLL.html">DATE-2006-HealyVEBLLL</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Microarchitectural floorplanning under performance and thermal tradeoff (<abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Mario Vittes">MV</abbr>, <abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Chinnakrishnan S. Ballapuram">CSB</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 1288–1293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-HosangadiFK.html">DATE-2006-HosangadiFK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimizing high speed arithmetic circuits using three-term extraction (<abbr title="Anup Hosangadi">AH</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 1294–1299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-BernasconiCDV.html">DATE-2006-BernasconiCDV</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient minimization of fully testable 2-SPP networks (<abbr title="Anna Bernasconi">AB</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Tiziano Villa">TV</abbr>), pp. 1300–1305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-Ruiz-SautuaMMH.html">DATE-2006-Ruiz-SautuaMMH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Pre-synthesis optimization of multiplications to improve circuit performance (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1306–1311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-LiuH.html">DATE-2006-LiuH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Crosstalk-aware domino logic synthesis (<abbr title="Yi-Yu Liu">YYL</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 1312–1317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-KlingaufGG.html">DATE-2006-KlingaufGG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>TRAIN: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC (<abbr title="Wolfgang Klingauf">WK</abbr>, <abbr title="Hagen Gädke">HG</abbr>, <abbr title="Robert Günzel">RG</abbr>), pp. 1318–1323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-ArpinenKSHH.html">DATE-2006-ArpinenKSHH</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications (<abbr title="Tero Arpinen">TA</abbr>, <abbr title="Petri Kukkala">PK</abbr>, <abbr title="Erno Salminen">ES</abbr>, <abbr title="Marko Hännikäinen">MH</abbr>, <abbr title="Timo D. Hämäläinen">TDH</abbr>), pp. 1324–1329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2006-MullerBJ.html">DATE-2006-MullerBJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>ASIP-based multiprocessor SoC design for simple and double binary turbo decoding (<abbr title="Olivier Muller">OM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 1330–1335.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>