<module name="MCU_CPSW0_NUSS_ALE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_ALE_IDVER_REG" acronym="CPSW_ALE_IDVER_REG" offset="0x3E000" width="32" description="ALE Module and Version Register.">
    <bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x29" description="ALE Identification Value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x7" description="ALE RTL Version Value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="ALE Major Version Value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x4" description="ALE Minor Version Value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_STATUS_REG" acronym="CPSW_ALE_STATUS_REG" offset="0x3E004" width="32" description="ALE Status Register">
    <bitfield id="UREGANDREGMSK12" width="1" begin="31" end="31" resetval="0x0" description="When set, the unregistered multicast field is a mask versus an index on 12 bit boundary in the ALE table." range="" rwaccess="R"/>
    <bitfield id="UREGANDREGMSK08" width="1" begin="30" end="30" resetval="0x0" description="When set, the unregistered multicast field is a mask versus an index on 8 bit boundary in the ALE table." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="POLICERS_DIV_8" width="8" begin="15" end="8" resetval="0x1" description="This is the number of policer engines the ALE implements divided by 8." range="" rwaccess="R"/>
    <bitfield id="ENTRIES_DIV_1024" width="8" begin="7" end="0" resetval="0x40" description="The number of ALE entries in the ALE table divided by 1024" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_CONTROL_REG" acronym="CPSW_ALE_CONTROL_REG" offset="0x3E008" width="32" description="ALE Control Register">
    <bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE address table." range="" rwaccess="RW"/>
    <bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="28" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DP" width="1" begin="24" end="24" resetval="0x0" description="Mirror Destination Port." range="" rwaccess="RW"/>
    <bitfield id="UPD_BW_CTL" width="3" begin="23" end="21" resetval="0x0" description="The [23-21] UPD_BW_CTL field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="20" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_TOP" width="1" begin="16" end="16" resetval="0x0" description="Mirror To Port." range="" rwaccess="RW"/>
    <bitfield id="REG_UPD_STATIC" width="1" begin="15" end="15" resetval="0x0" description="Update Static Entries. Note: This bit should normally be cleared (value: 0h) for most switch configurations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_NO_LEARN" width="1" begin="13" end="13" resetval="0x0" description="Unknown VLAN No Learn." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MEN" width="1" begin="12" end="12" resetval="0x0" description="Mirror Match Entry Enable." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DEN" width="1" begin="11" end="11" resetval="0x0" description="Mirror Destination Port Enable." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_SEN" width="1" begin="10" end="10" resetval="0x0" description="Mirror Source Port Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UNI_FLOOD_TO_HOST" width="1" begin="8" end="8" resetval="0x0" description="Unknown unicast packets flood to host" range="" rwaccess="RW"/>
    <bitfield id="LEARN_NO_VID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID." range="" rwaccess="RW"/>
    <bitfield id="EN_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode." range="" rwaccess="RW"/>
    <bitfield id="BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass." range="" rwaccess="RW"/>
    <bitfield id="RATE_LIMIT_TX" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit mode" range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_CONTROL2_REG" acronym="CPSW_ALE_CONTROL2_REG" offset="0x3E00C" width="32" description="ALE Control 2 Register">
    <bitfield id="TRK_EN_DST" width="1" begin="31" end="31" resetval="0x0" description="Trunk Enable Destination Address." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SRC" width="1" begin="30" end="30" resetval="0x0" description="Trunk Enable Source Address." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_PRI" width="1" begin="29" end="29" resetval="0x0" description="Trunk Enable Priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_VLAN" width="1" begin="27" end="27" resetval="0x0" description="Trunk Enable Inner VLAN." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SIP" width="1" begin="25" end="25" resetval="0x0" description="Trunk Enable Source IP Address." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_DIP" width="1" begin="24" end="24" resetval="0x0" description="Trunk Enable Destination IP Address." range="" rwaccess="RW"/>
    <bitfield id="DROP_BADLEN" width="1" begin="23" end="23" resetval="0x0" description="Drop Bad Length.Drops any packet that the 802.3 length field is larger than the packet. Ethertypes 0-1500 are 802.3 lengths, all others are Ether types." range="" rwaccess="RW"/>
    <bitfield id="NODROP_SRCMCST" width="1" begin="22" end="22" resetval="0x0" description="No Drop Source Multicast.Disables the dropping of any source address with the multicast bit set." range="" rwaccess="RW"/>
    <bitfield id="DEFNOFRAG" width="1" begin="21" end="21" resetval="0x0" description="Default No Frag.Causes an IPv4 fragmented packet to be dropped if a VLAN entry is not found." range="" rwaccess="RW"/>
    <bitfield id="DEFLMTNXTHDR" width="1" begin="20" end="20" resetval="0x0" description="Default Limit Next Header.Causes an IPv4 protocol or IPv6 next header packet to be dropped if a VLAN entry is not found and the protocol or next header does not match the" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_BASE" width="3" begin="18" end="16" resetval="0x0" description="Trunk Base." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MIDX" width="6" begin="5" end="0" resetval="0x0" description="Mirror Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_PRESCALE_REG" acronym="CPSW_ALE_PRESCALE_REG" offset="0x3E010" width="32" description="ALE Prescale Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_AGING_TIMER_REG" acronym="CPSW_ALE_AGING_TIMER_REG" offset="0x3E014" width="32" description="ALE Aging Control Register">
    <bitfield id="PRESCALE_1_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="ALE Prescaler 2 Disable." range="" rwaccess="RW"/>
    <bitfield id="PRESCALE_2_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="ALE Prescaler 1 Disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AGING_TIMER" width="24" begin="23" end="0" resetval="0x0" description="ALE Aging Timer." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_NXT_HDR" acronym="CPSW_ALE_NXT_HDR" offset="0x3E01C" width="32" description="The ALE Next Header Register is used to limit the IPv6 Next header or IPv4 Protocol values found in the IP header. It is enabled via the LIMIT_NEXT_HEADER bit in the VLAN entry (see ). All four fields (IP_NXT_HDR0 to IP_NXT_HDR3) are compared when enabled, so if only one is required, set them all to the one value to be tested.">
    <bitfield id="IP_NXT_HDR3" width="8" begin="31" end="24" resetval="0x0" description="The IP_NXT_HDR3 is the forth protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR2" width="8" begin="23" end="16" resetval="0x0" description="The IP_NXT_HDR2 is the third protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR1" width="8" begin="15" end="8" resetval="0x0" description="The IP_NXT_HDR1 is the second protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR0" width="8" begin="7" end="0" resetval="0x0" description="The IP_NXT_HDR0 is the first protocol or next header compared when enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TABLE_CONTROL_REG" acronym="CPSW_ALE_TABLE_CONTROL_REG" offset="0x3E020" width="32" description="ALE Table Control Register">
    <bitfield id="WRITE_RDZ" width="1" begin="31" end="31" resetval="0x0" description="Table Write." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_POINTER" width="6" begin="5" end="0" resetval="0x0" description="The table index is used to determine which lookup table entry is read or written." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TABLE_WORD2_REG" acronym="CPSW_ALE_TABLE_WORD2_REG" offset="0x3E034" width="32" description="ALE LUT Table Word 2 Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_71_64" width="7" begin="6" end="0" resetval="0x0" description="Table Entry bits [71-64]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TABLE_WORD1_REG" acronym="CPSW_ALE_TABLE_WORD1_REG" offset="0x3E038" width="32" description="ALE LUT Table Word 1 Register">
    <bitfield id="ENTRY_63_32" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [63-32]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TABLE_WORD0_REG" acronym="CPSW_ALE_TABLE_WORD0_REG" offset="0x3E03C" width="32" description="ALE LUT Table Word 0 Register">
    <bitfield id="ENTRY_31_0" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [31-0]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UNKNOWN_VLAN_REG" acronym="CPSW_ALE_UNKNOWN_VLAN_REG" offset="0x3E090" width="32" description="ALE Unknown VLAN Member Mask Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LIST" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Member List." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UNKNOWN_MCAST_FLOOD_REG" acronym="CPSW_ALE_UNKNOWN_MCAST_FLOOD_REG" offset="0x3E094" width="32" description="ALE Unknown VLAN Unregistered Multicast Flood Mask Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Unregister Multicast Flood Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UNKNOWN_REG_MCAST_FLOOD_REG" acronym="CPSW_ALE_UNKNOWN_REG_MCAST_FLOOD_REG" offset="0x3E098" width="32" description="ALE Unknown VLAN Registered Multicast Flood Mask Register Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Register Multicast Flood Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_FORCE_UNTAGGED_EGRESS_REG" acronym="CPSW_ALE_FORCE_UNTAGGED_EGRESS_REG" offset="0x3E09C" width="32" description="ALE Unknown VLAN force Untagged Egress Mask Register Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Force Untagged Egress Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_STAT_DIAG" acronym="CPSW_ALE_STAT_DIAG" offset="0x3E0B8" width="32" description="The ALE Statistic Output Diagnostic Register allows the output statistics to diagnose the software counters. This register is for diagnostic only.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PBCAST_DIAG" width="1" begin="15" end="15" resetval="0x0" description="When set and the PORT_DIAG is set to zero, will allow all ports to see the same stat diagnostic increment." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_DIAG" width="1" begin="8" end="8" resetval="0x0" description="The port selected that a received packet will cause the selected error to increment" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="STAT_DIAG" width="4" begin="3" end="0" resetval="0x0" description="When non-zero this field will cause the selected statistic to increment on the next frame received (for the selected port).0h = Disabled1h = Destination Equal Source Drop Stat will count2h = VLAN Ingress Check Drop Stat will count3h = Source Multicast Drop Stat will count4h = Dual VLAN Drop Stat will count5h = Ether Type length error Drop Stat will count6h = Next Hop Limit Drop Stat will count7h = IPv4 Fragment Drop Stat will count8h = Classifier Hit Stat will count9h = Classifier Red Drop Stat will countAh = Classifier Yellow Drop Stat will countBh = ALE Overflow Drop Stat will countCh = Rate Limit Drop Stat will countDh = Blocked Address Drop Stat will countEh = Secure Address Drop Stat will countFh = Authorization Drop Stat will count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_OAM_LB_CTRL" acronym="CPSW_ALE_OAM_LB_CTRL" offset="0x3E0BC" width="32" description="The ALE OAM Control Register allows ports to be put into OAM Loopback, only non-supervisor packets are looped back to the source port.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OAM_LB_CTRL" width="2" begin="1" end="0" resetval="0x0" description="The OAM_LB_CTRL bit field allows any port to be put into OAM loopback, that is any packet received will be returned to the same port with an" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX0_REG" acronym="CPSW_ALE_VLAN_MASK_MUX0_REG" offset="0x3E0C0" width="32" description="ALE Mask Mux 0 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x3" description="VLAN Mask Mux x." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX1_REG" acronym="CPSW_ALE_VLAN_MASK_MUX1_REG" offset="0x3E0C4" width="32" description="ALE Mask Mux 1 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX2_REG" acronym="CPSW_ALE_VLAN_MASK_MUX2_REG" offset="0x3E0C8" width="32" description="ALE Mask Mux 2 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX3_REG" acronym="CPSW_ALE_VLAN_MASK_MUX3_REG" offset="0x3E0CC" width="32" description="ALE Mask Mux 3 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX4_REG" acronym="CPSW_ALE_VLAN_MASK_MUX4_REG" offset="0x3E0D0" width="32" description="ALE Mask Mux 4 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX5_REG" acronym="CPSW_ALE_VLAN_MASK_MUX5_REG" offset="0x3E0D4" width="32" description="ALE Mask Mux 5 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX6_REG" acronym="CPSW_ALE_VLAN_MASK_MUX6_REG" offset="0x3E0D8" width="32" description="ALE Mask Mux 6 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_VLAN_MASK_MUX7_REG" acronym="CPSW_ALE_VLAN_MASK_MUX7_REG" offset="0x3E0DC" width="32" description="ALE Mask Mux 7 Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_EGRESSOP" acronym="CPSW_ALE_EGRESSOP" offset="0x3E0FC" width="32" description="InterVLAN routing is supported on SR2.0 only. The ALE Egress Operation Register allows enabled classifiers with any match like IPSA or IPDA to use the CPSW Egress Packet Operations Inter VLAN Routing sub functions. If the packet was destined for the host or is destined to any port without any errors, but matches a classifier that has a programmed egress opcode, it will be forwarded to the destination ports where the destination ports will use their egress opcode entry to modify the packet. InterVLAN routing and mirroring need to be understood, they are orthogonal functions. Care must be taken not to violate VLAN rules as this can redirect packets based on classifier matches.">
    <bitfield id="EGRESS_OP" width="8" begin="31" end="24" resetval="0x0" description="The Egress Operation defines the operation performed by the CPSW Egress Packet Operations0h = NOP1-n = Defines which egress Operation will be performed. This allows Inter VLAN routing to be configured for high bandwidth traffic, reducing CPU load.FFh = Swaps source address (SA) and destination address (DA) of packet, this is intended to allow OAM diagnostics for a link." range="" rwaccess="RW"/>
    <bitfield id="EGRESS_TRK" width="3" begin="23" end="21" resetval="0x0" description="The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN if modified to that InterVLAN routing will work on trunks as well. The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements exclusive ORed together into a three bit index." range="" rwaccess="RW"/>
    <bitfield id="TTL_CHECK" width="1" begin="20" end="20" resetval="0x0" description="The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions. The packet will be routed to the host it was destined to." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="19" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DEST_PORTS" width="2" begin="1" end="0" resetval="0x0" description="The Destination Ports is a list of the ports the classified packet will be set to. If a destination is a Trunk, all the port bits for that trunk must be set." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_PORT_OUI_REG" acronym="CPSW_ALE_POLICER_PORT_OUI_REG" offset="0x3E100" width="32" description="Policer Port Frame Priority Register">
    <bitfield id="PORT_MEN" width="1" begin="31" end="31" resetval="0x0" description="Port Match Enable." range="" rwaccess="RW"/>
    <bitfield id="TRUNK_ID" width="1" begin="30" end="30" resetval="0x0" description="Trunk ID." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_NUM" width="1" begin="25" end="25" resetval="0x0" description="Port Number." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="24" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_MEN" width="1" begin="19" end="19" resetval="0x0" description="Priority Match Enable." range="" rwaccess="RW"/>
    <bitfield id="PRI_VAL" width="3" begin="18" end="16" resetval="0x0" description="Priority Value." range="" rwaccess="RW"/>
    <bitfield id="OUI_MEN" width="1" begin="15" end="15" resetval="0x0" description="OUI Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OUI_INDEX" width="6" begin="5" end="0" resetval="0x0" description="OUI Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_DA_SA_REG" acronym="CPSW_ALE_POLICER_DA_SA_REG" offset="0x3E104" width="32" description="Policer Destination and Source Address Register">
    <bitfield id="DST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Destination Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Destination Address Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="SRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Source Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Source Address Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_VLAN_REG" acronym="CPSW_ALE_POLICER_VLAN_REG" offset="0x3E108" width="32" description="Outer VLAN and Inner VLAN Address Register">
    <bitfield id="OVLAN_MEN" width="1" begin="31" end="31" resetval="0x0" description="Outer VLAN Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OVLAN_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Outer VLAN Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="IVLAN_MEN" width="1" begin="15" end="15" resetval="0x0" description="Inner VLAN Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IVLAN_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Inner VLAN Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_ETHERTYPE_IPSA_REG" acronym="CPSW_ALE_POLICER_ETHERTYPE_IPSA_REG" offset="0x3E10C" width="32" description="Ether Type and IP Source Address Register">
    <bitfield id="ETHERTYPE_MEN" width="1" begin="31" end="31" resetval="0x0" description="EtherType Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ETHERTYPE_INDEX" width="6" begin="21" end="16" resetval="0x0" description="EtherType Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="IPSRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="IP Source Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPSRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="IP Source Address Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_IPDA_REG" acronym="CPSW_ALE_POLICER_IPDA_REG" offset="0x3E110" width="32" description="IP Destination Address Register">
    <bitfield id="IPDST_MEN" width="1" begin="31" end="31" resetval="0x0" description="IP Destination Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPDST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="IP Destination Address Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_PIR_REG" acronym="CPSW_ALE_POLICER_PIR_REG" offset="0x3E118" width="32" description="PIR Idle Increment Value Register">
    <bitfield id="PRI_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Peak Information Rate Idle Increment Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_CIR_REG" acronym="CPSW_ALE_POLICER_CIR_REG" offset="0x3E11C" width="32" description="CIR Idle Increment Value Register">
    <bitfield id="CIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Committed Information Idle Increment Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_TBL_CTL_REG" acronym="CPSW_ALE_POLICER_TBL_CTL_REG" offset="0x3E120" width="32" description="Policing Table Control Register">
    <bitfield id="WRITE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Write Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TBL_INDEX" width="3" begin="2" end="0" resetval="0x0" description="Policer Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_CTL_REG" acronym="CPSW_ALE_POLICER_CTL_REG" offset="0x3E124" width="32" description="Policing Control Register">
    <bitfield id="POL_EN" width="1" begin="31" end="31" resetval="0x0" description="Policing Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RED_DROP_EN" width="1" begin="29" end="29" resetval="0x0" description="RED Drop Enable." range="" rwaccess="RW"/>
    <bitfield id="YELLOW_DROP_EN" width="1" begin="28" end="28" resetval="0x0" description="WELLOW Drop Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="YELLOW_THRESH" width="3" begin="26" end="24" resetval="0x0" description="Yellow Threshold." range="" rwaccess="RW"/>
    <bitfield id="POL_MATCH_MODE" width="2" begin="23" end="22" resetval="0x0" description="Policing Match Mode." range="" rwaccess="RW"/>
    <bitfield id="PRIORITY_THREAD_EN" width="1" begin="21" end="21" resetval="0x0" description="Priority Thread Enable.This field determines if priority is ORed to the default thread when no classifiers hit and the default thread is enabled." range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY_DEF_DIS" width="1" begin="20" end="20" resetval="0x0" description="MAC Only Default Disable.This field when set disables the default thread on MAC Only Ports. That is the default thread will be {port,priority}. If the traffic matches a classifier with a thread mapping, the classifier thread mapping still occurs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="19" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_TEST_CTL_REG" acronym="CPSW_ALE_POLICER_TEST_CTL_REG" offset="0x3E128" width="32" description="Policing Test Control Register">
    <bitfield id="POL_CLR" width="1" begin="31" end="31" resetval="0x0" description="Policer Clear." range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_RED" width="1" begin="30" end="30" resetval="0x0" description="Policer Clear RED." range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_YELLOW" width="1" begin="29" end="29" resetval="0x0" description="Policer Clear YELLOW." range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_SELECTED" width="1" begin="28" end="28" resetval="0x0" description="Police Clear Selected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="27" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TEST_ENTRY" width="3" begin="2" end="0" resetval="0x0" description="Policer Test Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICER_HIT_STATUS_REG" acronym="CPSW_ALE_POLICER_HIT_STATUS_REG" offset="0x3E12C" width="32" description="Policing Hit Status Register">
    <bitfield id="POL_HIT" width="1" begin="31" end="31" resetval="0x0" description="Policer Hit." range="" rwaccess="R"/>
    <bitfield id="POL_HIT_RED" width="1" begin="30" end="30" resetval="0x0" description="Policer Hit RED." range="" rwaccess="R"/>
    <bitfield id="POL_HIT_YELLOW" width="1" begin="29" end="29" resetval="0x0" description="Policer Hit YELLOW." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="28" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_THREAD_DEF_REG" acronym="CPSW_ALE_THREAD_DEF_REG" offset="0x3E134" width="32" description="THREAD Mapping Default Value Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Default Tread Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="Default Thread Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_THREAD_CTL_REG" acronym="CPSW_ALE_THREAD_CTL_REG" offset="0x3E138" width="32" description="THREAD Mapping Control Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_PTR" width="3" begin="2" end="0" resetval="0x0" description="Classifier Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_THREAD_VAL_REG" acronym="CPSW_ALE_THREAD_VAL_REG" offset="0x3E13C" width="32" description="THREAD Mapping Value Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Thread Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="Thread Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_PORT_CONTROL_REG_y" acronym="CPSW_ALE_PORT_CONTROL_REG_y" offset="0xEE040" width="32" description="ALE Port Control 0 to 1 Register Offset = 0003E040h + (y * 4h); where y = 0 to 1">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit." range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit." range="" rwaccess="RW"/>
    <bitfield id="DROP_DBL_VLAN" width="1" begin="15" end="15" resetval="0x0" description="Drop Double VLAN." range="" rwaccess="RW"/>
    <bitfield id="DROP_DUAL_VLAN" width="1" begin="14" end="14" resetval="0x0" description="Drop Dual VLAN." range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY_CAF" width="1" begin="13" end="13" resetval="0x0" description="Mac Only Copy All Frames." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable Port authorization." range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY" width="1" begin="11" end="11" resetval="0x0" description="MAC Only." range="" rwaccess="RW"/>
    <bitfield id="TRUNK_EN" width="1" begin="10" end="10" resetval="0x0" description="Trunk Enable." range="" rwaccess="RW"/>
    <bitfield id="TRUNK_NUMBER" width="2" begin="9" end="8" resetval="0x0" description="Trunk Number." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_SP" width="1" begin="7" end="7" resetval="0x0" description="Mirror Source Port." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update." range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn." range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN Ingress Check." range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="If Drop Untagged." range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State." range="" rwaccess="RW"/>
  </register>
</module>
