// Seed: 2374720457
module module_0;
  always begin : LABEL_0
    if (1) assume (id_1 ? 1 : 1);
  end
  wire id_2;
  assign module_2.id_20 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14
    , id_23,
    input wor id_15,
    output uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wand id_20,
    input wand id_21
);
  wire id_24 = id_23;
  module_0 modCall_1 ();
endmodule
