$date
	Fri Aug 28 14:49:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_y $end
$var wire 1 " t_x $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$scope module a1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! x $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
1$
#40
0"
0!
0$
0#
