// Seed: 1746282364
module module_0 (
    id_1
);
  output wire id_1;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd93
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  module_0 modCall_1 (id_3);
  wire [id_2 : id_1  <->  1] id_4;
  logic id_5;
  ;
  logic id_6 = id_6 == id_2;
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1
    , id_8,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    output tri id_5,
    input supply0 id_6
);
  assign id_5 = 1;
endmodule
module module_3 #(
    parameter id_16 = 32'd82
) (
    output supply1 id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wand id_10,
    output tri1 id_11,
    output wire id_12,
    input tri0 id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wire _id_16,
    input tri1 id_17,
    input uwire id_18,
    input supply1 id_19,
    input wor id_20,
    input supply0 id_21,
    input tri0 id_22,
    output wor id_23,
    input uwire id_24,
    input wire id_25
);
  module_2 modCall_1 (
      id_21,
      id_1,
      id_3,
      id_15,
      id_20,
      id_12,
      id_20
  );
  assign modCall_1.id_3 = 0;
  struct packed {
    logic [-1 : -1 'h0] id_27;
    logic id_28;
    struct packed {logic [1 : 1] id_29;} id_30;
    logic id_31;
    logic [1 'h0 : id_16] id_32;
  } [-1 : -1  <->  -1] id_33 = (1);
endmodule
