// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_djXTOFF (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_in_data_stream_0_V_dout,
        img_in_data_stream_0_V_empty_n,
        img_in_data_stream_0_V_read,
        img_in_data_stream_1_V_dout,
        img_in_data_stream_1_V_empty_n,
        img_in_data_stream_1_V_read,
        img_in_data_stream_2_V_dout,
        img_in_data_stream_2_V_empty_n,
        img_in_data_stream_2_V_read,
        value1_dout,
        value1_empty_n,
        value1_read,
        value2_dout,
        value2_empty_n,
        value2_read,
        value3_dout,
        value3_empty_n,
        value3_read,
        img_out_data_stream_0_V_din,
        img_out_data_stream_0_V_full_n,
        img_out_data_stream_0_V_write,
        img_out_data_stream_1_V_din,
        img_out_data_stream_1_V_full_n,
        img_out_data_stream_1_V_write,
        img_out_data_stream_2_V_din,
        img_out_data_stream_2_V_full_n,
        img_out_data_stream_2_V_write
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv21_1FA3FF = 21'b111111010001111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv17_94 = 17'b10010100;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_in_data_stream_0_V_dout;
input   img_in_data_stream_0_V_empty_n;
output   img_in_data_stream_0_V_read;
input  [7:0] img_in_data_stream_1_V_dout;
input   img_in_data_stream_1_V_empty_n;
output   img_in_data_stream_1_V_read;
input  [7:0] img_in_data_stream_2_V_dout;
input   img_in_data_stream_2_V_empty_n;
output   img_in_data_stream_2_V_read;
input  [7:0] value1_dout;
input   value1_empty_n;
output   value1_read;
input  [7:0] value2_dout;
input   value2_empty_n;
output   value2_read;
input  [7:0] value3_dout;
input   value3_empty_n;
output   value3_read;
output  [7:0] img_out_data_stream_0_V_din;
input   img_out_data_stream_0_V_full_n;
output   img_out_data_stream_0_V_write;
output  [7:0] img_out_data_stream_1_V_din;
input   img_out_data_stream_1_V_full_n;
output   img_out_data_stream_1_V_write;
output  [7:0] img_out_data_stream_2_V_din;
input   img_out_data_stream_2_V_full_n;
output   img_out_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_in_data_stream_0_V_read;
reg img_in_data_stream_1_V_read;
reg img_in_data_stream_2_V_read;
reg value1_read;
reg value2_read;
reg value3_read;
reg img_out_data_stream_0_V_write;
reg img_out_data_stream_1_V_write;
reg img_out_data_stream_2_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire   [0:0] exitcond_flatten_fu_270_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_36;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_sig_58;
reg   [0:0] do_init_phi_fu_157_p6;
reg    ap_sig_83;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_sig_105;
reg    ap_reg_ppiten_pp0_it2;
reg    img_in_data_stream_0_V_blk_n;
reg    img_in_data_stream_1_V_blk_n;
reg    img_in_data_stream_2_V_blk_n;
reg    img_out_data_stream_0_V_blk_n;
reg    img_out_data_stream_1_V_blk_n;
reg    img_out_data_stream_2_V_blk_n;
reg    value1_blk_n;
reg    value2_blk_n;
reg    value3_blk_n;
reg   [0:0] do_init_reg_153;
reg   [20:0] indvar_flatten2_reg_169;
reg   [7:0] value3_load_rewind_reg_183;
reg   [7:0] value2_load_rewind_reg_197;
reg   [7:0] value1_load_rewind_reg_211;
reg   [7:0] value3_load_phi_reg_225;
reg   [7:0] value2_load_phi_reg_238;
reg   [7:0] value1_load_phi_reg_251;
reg   [7:0] tmp_4_reg_423;
reg   [7:0] ap_reg_ppstg_tmp_4_reg_423_pp0_iter1;
reg   [7:0] tmp_5_reg_430;
reg   [7:0] ap_reg_ppstg_tmp_5_reg_430_pp0_iter1;
reg   [7:0] tmp_reg_438;
reg   [7:0] ap_reg_ppstg_tmp_reg_438_pp0_iter1;
wire   [20:0] indvar_flatten_next_fu_264_p2;
reg   [20:0] indvar_flatten_next_reg_445;
reg   [0:0] exitcond_flatten_reg_450;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1;
wire   [0:0] tmp_23_i_fu_290_p2;
reg   [0:0] tmp_23_i_reg_454;
wire   [0:0] tmp_26_i_fu_303_p2;
reg   [0:0] tmp_26_i_reg_459;
reg   [7:0] gray_reg_464;
wire   [0:0] slt_fu_370_p2;
reg   [0:0] slt_reg_471;
reg    ap_sig_170;
reg   [20:0] indvar_flatten2_phi_fu_173_p6;
reg   [7:0] value3_load_rewind_phi_fu_187_p6;
reg   [7:0] value2_load_rewind_phi_fu_201_p6;
reg   [7:0] value1_load_rewind_phi_fu_215_p6;
wire   [7:0] ap_reg_phiprechg_value3_load_phi_reg_225pp0_it1;
reg   [7:0] value3_load_phi_phi_fu_229_p4;
wire   [7:0] ap_reg_phiprechg_value2_load_phi_reg_238pp0_it1;
reg   [7:0] value2_load_phi_phi_fu_242_p4;
wire   [7:0] ap_reg_phiprechg_value1_load_phi_reg_251pp0_it1;
reg   [7:0] value1_load_phi_phi_fu_255_p4;
wire   [8:0] tmp_21_cast_i_fu_283_p1;
wire  signed [8:0] tmp_22_cast_i_fu_286_p1;
wire   [8:0] tmp_24_cast_i_fu_296_p1;
wire  signed [8:0] tmp_25_cast_i_fu_299_p1;
wire   [11:0] p_shl_i_fu_316_p3;
wire   [9:0] p_shl1_i_fu_327_p3;
wire   [12:0] p_shl_cast_i_fu_323_p1;
wire   [12:0] p_shl1_cast_i_fu_334_p1;
wire   [15:0] p_Val2_s_fu_309_p3;
wire   [12:0] p_Val2_1_fu_338_p2;
wire   [16:0] tmp_27_cast_i_fu_344_p1;
wire   [16:0] tmp_28_cast_i_fu_348_p1;
wire   [16:0] grp_fu_414_p3;
wire   [8:0] tmp_cast_i_fu_276_p1;
wire  signed [8:0] tmp_cast_i_38_fu_279_p1;
wire   [0:0] rev5_fu_376_p2;
wire   [0:0] tmp9_fu_381_p2;
wire   [0:0] sel_tmp2_fu_386_p2;
wire   [7:0] grp_fu_414_p0;
wire   [8:0] grp_fu_414_p1;
wire   [16:0] grp_fu_414_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
wire   [16:0] grp_fu_414_p00;
reg    ap_sig_123;
reg    ap_sig_184;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

filter_mac_muladd_8ns_9ns_17ns_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_9ns_17ns_17_1_U104(
    .din0(grp_fu_414_p0),
    .din1(grp_fu_414_p1),
    .din2(grp_fu_414_p2),
    .dout(grp_fu_414_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_start;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_170)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_170)) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
        do_init_reg_153 <= 1'b0;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_170) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1)))) begin
        do_init_reg_153 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & (1'b0 == exitcond_flatten_reg_450))) begin
        indvar_flatten2_reg_169 <= indvar_flatten_next_reg_445;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_170) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & ~(1'b0 == exitcond_flatten_reg_450)))) begin
        indvar_flatten2_reg_169 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_184) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value1_load_phi_reg_251 <= value1_load_rewind_phi_fu_215_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value1_load_phi_reg_251 <= value1_dout;
        end else if ((1'b1 == 1'b1)) begin
            value1_load_phi_reg_251 <= ap_reg_phiprechg_value1_load_phi_reg_251pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_184) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value2_load_phi_reg_238 <= value2_load_rewind_phi_fu_201_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value2_load_phi_reg_238 <= value2_dout;
        end else if ((1'b1 == 1'b1)) begin
            value2_load_phi_reg_238 <= ap_reg_phiprechg_value2_load_phi_reg_238pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_184) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value3_load_phi_reg_225 <= value3_load_rewind_phi_fu_187_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value3_load_phi_reg_225 <= value3_dout;
        end else if ((1'b1 == 1'b1)) begin
            value3_load_phi_reg_225 <= ap_reg_phiprechg_value3_load_phi_reg_225pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1 <= exitcond_flatten_reg_450;
        ap_reg_ppstg_tmp_4_reg_423_pp0_iter1 <= tmp_4_reg_423;
        ap_reg_ppstg_tmp_5_reg_430_pp0_iter1 <= tmp_5_reg_430;
        ap_reg_ppstg_tmp_reg_438_pp0_iter1 <= tmp_reg_438;
        exitcond_flatten_reg_450 <= exitcond_flatten_fu_270_p2;
        gray_reg_464 <= {{grp_fu_414_p3[ap_const_lv32_F : ap_const_lv32_8]}};
        slt_reg_471 <= slt_fu_370_p2;
        tmp_23_i_reg_454 <= tmp_23_i_fu_290_p2;
        tmp_26_i_reg_459 <= tmp_26_i_fu_303_p2;
        tmp_4_reg_423 <= img_in_data_stream_0_V_dout;
        tmp_5_reg_430 <= img_in_data_stream_1_V_dout;
        tmp_reg_438 <= img_in_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_next_reg_445 <= indvar_flatten_next_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
        value1_load_rewind_reg_211 <= value1_load_phi_reg_251;
        value2_load_rewind_reg_197 <= value2_load_phi_reg_238;
        value3_load_rewind_reg_183 <= value3_load_phi_reg_225;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(exitcond_flatten_fu_270_p2 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_36) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1)) begin
            do_init_phi_fu_157_p6 = 1'b1;
        end else if ((1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1)) begin
            do_init_phi_fu_157_p6 = 1'b0;
        end else begin
            do_init_phi_fu_157_p6 = do_init_reg_153;
        end
    end else begin
        do_init_phi_fu_157_p6 = do_init_reg_153;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_0_V_blk_n = img_in_data_stream_0_V_empty_n;
    end else begin
        img_in_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_0_V_read = 1'b1;
    end else begin
        img_in_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_1_V_blk_n = img_in_data_stream_1_V_empty_n;
    end else begin
        img_in_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_1_V_read = 1'b1;
    end else begin
        img_in_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_2_V_blk_n = img_in_data_stream_2_V_empty_n;
    end else begin
        img_in_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_2_V_read = 1'b1;
    end else begin
        img_in_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        img_out_data_stream_0_V_blk_n = img_out_data_stream_0_V_full_n;
    end else begin
        img_out_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_0_V_write = 1'b1;
    end else begin
        img_out_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        img_out_data_stream_1_V_blk_n = img_out_data_stream_1_V_full_n;
    end else begin
        img_out_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_1_V_write = 1'b1;
    end else begin
        img_out_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        img_out_data_stream_2_V_blk_n = img_out_data_stream_2_V_full_n;
    end else begin
        img_out_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_2_V_write = 1'b1;
    end else begin
        img_out_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        if (~(1'b0 == exitcond_flatten_reg_450)) begin
            indvar_flatten2_phi_fu_173_p6 = ap_const_lv21_0;
        end else if ((1'b0 == exitcond_flatten_reg_450)) begin
            indvar_flatten2_phi_fu_173_p6 = indvar_flatten_next_reg_445;
        end else begin
            indvar_flatten2_phi_fu_173_p6 = indvar_flatten2_reg_169;
        end
    end else begin
        indvar_flatten2_phi_fu_173_p6 = indvar_flatten2_reg_169;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        value1_blk_n = value1_empty_n;
    end else begin
        value1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value1_load_phi_phi_fu_255_p4 = value1_load_rewind_phi_fu_215_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value1_load_phi_phi_fu_255_p4 = value1_dout;
        end else begin
            value1_load_phi_phi_fu_255_p4 = ap_reg_phiprechg_value1_load_phi_reg_251pp0_it1;
        end
    end else begin
        value1_load_phi_phi_fu_255_p4 = ap_reg_phiprechg_value1_load_phi_reg_251pp0_it1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
        value1_load_rewind_phi_fu_215_p6 = value1_load_phi_reg_251;
    end else begin
        value1_load_rewind_phi_fu_215_p6 = value1_load_rewind_reg_211;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        value1_read = 1'b1;
    end else begin
        value1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        value2_blk_n = value2_empty_n;
    end else begin
        value2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value2_load_phi_phi_fu_242_p4 = value2_load_rewind_phi_fu_201_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value2_load_phi_phi_fu_242_p4 = value2_dout;
        end else begin
            value2_load_phi_phi_fu_242_p4 = ap_reg_phiprechg_value2_load_phi_reg_238pp0_it1;
        end
    end else begin
        value2_load_phi_phi_fu_242_p4 = ap_reg_phiprechg_value2_load_phi_reg_238pp0_it1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
        value2_load_rewind_phi_fu_201_p6 = value2_load_phi_reg_238;
    end else begin
        value2_load_rewind_phi_fu_201_p6 = value2_load_rewind_reg_197;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        value2_read = 1'b1;
    end else begin
        value2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        value3_blk_n = value3_empty_n;
    end else begin
        value3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        if ((1'b0 == do_init_phi_fu_157_p6)) begin
            value3_load_phi_phi_fu_229_p4 = value3_load_rewind_phi_fu_187_p6;
        end else if (~(1'b0 == do_init_phi_fu_157_p6)) begin
            value3_load_phi_phi_fu_229_p4 = value3_dout;
        end else begin
            value3_load_phi_phi_fu_229_p4 = ap_reg_phiprechg_value3_load_phi_reg_225pp0_it1;
        end
    end else begin
        value3_load_phi_phi_fu_229_p4 = ap_reg_phiprechg_value3_load_phi_reg_225pp0_it1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_450_pp0_iter1))) begin
        value3_load_rewind_phi_fu_187_p6 = value3_load_phi_reg_225;
    end else begin
        value3_load_rewind_phi_fu_187_p6 = value3_load_rewind_reg_183;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == do_init_phi_fu_157_p6) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)))) begin
        value3_read = 1'b1;
    end else begin
        value3_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_170) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~(1'b1 == ap_sig_pprstidle_pp0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)) & (1'b1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_value1_load_phi_reg_251pp0_it1 = 'bx;

assign ap_reg_phiprechg_value2_load_phi_reg_238pp0_it1 = 'bx;

assign ap_reg_phiprechg_value3_load_phi_reg_225pp0_it1 = 'bx;

assign ap_reg_ppiten_pp0_it0 = ap_start;

always @ (*) begin
    ap_sig_105 = ((img_out_data_stream_0_V_full_n == 1'b0) | (img_out_data_stream_1_V_full_n == 1'b0) | (img_out_data_stream_2_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_123 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1));
end

always @ (*) begin
    ap_sig_170 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_sig_184 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_83 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_105 & (1'b1 == ap_reg_ppiten_pp0_it2)) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_36 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_58 = ((img_in_data_stream_0_V_empty_n == 1'b0) | (img_in_data_stream_1_V_empty_n == 1'b0) | (img_in_data_stream_2_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_83 = (((value1_empty_n == 1'b0) & ~(1'b0 == do_init_phi_fu_157_p6)) | (~(1'b0 == do_init_phi_fu_157_p6) & (value2_empty_n == 1'b0)) | (~(1'b0 == do_init_phi_fu_157_p6) & (value3_empty_n == 1'b0)));
end

assign exitcond_flatten_fu_270_p2 = ((indvar_flatten2_phi_fu_173_p6 == ap_const_lv21_1FA3FF) ? 1'b1 : 1'b0);

assign grp_fu_414_p0 = grp_fu_414_p00;

assign grp_fu_414_p00 = tmp_reg_438;

assign grp_fu_414_p1 = ap_const_lv17_94;

assign grp_fu_414_p2 = (tmp_27_cast_i_fu_344_p1 + tmp_28_cast_i_fu_348_p1);

assign img_out_data_stream_0_V_din = ((sel_tmp2_fu_386_p2[0:0] === 1'b1) ? gray_reg_464 : ap_reg_ppstg_tmp_4_reg_423_pp0_iter1);

assign img_out_data_stream_1_V_din = ((sel_tmp2_fu_386_p2[0:0] === 1'b1) ? gray_reg_464 : ap_reg_ppstg_tmp_5_reg_430_pp0_iter1);

assign img_out_data_stream_2_V_din = ((sel_tmp2_fu_386_p2[0:0] === 1'b1) ? gray_reg_464 : ap_reg_ppstg_tmp_reg_438_pp0_iter1);

assign indvar_flatten_next_fu_264_p2 = (indvar_flatten2_phi_fu_173_p6 + ap_const_lv21_1);

assign p_Val2_1_fu_338_p2 = (p_shl_cast_i_fu_323_p1 + p_shl1_cast_i_fu_334_p1);

assign p_Val2_s_fu_309_p3 = {{tmp_4_reg_423}, {ap_const_lv8_0}};

assign p_shl1_cast_i_fu_334_p1 = p_shl1_i_fu_327_p3;

assign p_shl1_i_fu_327_p3 = {{tmp_5_reg_430}, {ap_const_lv2_0}};

assign p_shl_cast_i_fu_323_p1 = p_shl_i_fu_316_p3;

assign p_shl_i_fu_316_p3 = {{tmp_5_reg_430}, {ap_const_lv4_0}};

assign rev5_fu_376_p2 = (slt_reg_471 ^ 1'b1);

assign sel_tmp2_fu_386_p2 = (tmp9_fu_381_p2 & tmp_23_i_reg_454);

assign slt_fu_370_p2 = (($signed(tmp_cast_i_fu_276_p1) < $signed(tmp_cast_i_38_fu_279_p1)) ? 1'b1 : 1'b0);

assign tmp9_fu_381_p2 = (rev5_fu_376_p2 & tmp_26_i_reg_459);

assign tmp_21_cast_i_fu_283_p1 = tmp_4_reg_423;

assign tmp_22_cast_i_fu_286_p1 = $signed(value2_load_phi_phi_fu_242_p4);

assign tmp_23_i_fu_290_p2 = (($signed(tmp_21_cast_i_fu_283_p1) < $signed(tmp_22_cast_i_fu_286_p1)) ? 1'b1 : 1'b0);

assign tmp_24_cast_i_fu_296_p1 = tmp_reg_438;

assign tmp_25_cast_i_fu_299_p1 = $signed(value3_load_phi_phi_fu_229_p4);

assign tmp_26_i_fu_303_p2 = (($signed(tmp_24_cast_i_fu_296_p1) < $signed(tmp_25_cast_i_fu_299_p1)) ? 1'b1 : 1'b0);

assign tmp_27_cast_i_fu_344_p1 = p_Val2_s_fu_309_p3;

assign tmp_28_cast_i_fu_348_p1 = p_Val2_1_fu_338_p2;

assign tmp_cast_i_38_fu_279_p1 = $signed(value1_load_phi_phi_fu_255_p4);

assign tmp_cast_i_fu_276_p1 = tmp_5_reg_430;

endmodule //filter_djXTOFF
