# Accellant
A WIP demo SoC implementation with a simple 6-10-stage RISC-V CPU and I/O cores.

The CPU currently only has on-chip 16Kb ROM and 64Kb RAM with 4-way write-back write-allocate I$ and D$.

![accellant_cpu](https://github.com/NotCamelCase/Accellant/blob/master/docs/accellant_cpu.png)
