

================================================================
== Vitis HLS Report for 'load_input_S0'
================================================================
* Date:           Tue Sep 17 03:33:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13083|    13083|  52.332 us|  52.332 us|  13083|  13083|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225  |load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3  |    13009|    13009|  52.036 us|  52.036 us|  13009|  13009|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      556|     4953|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      714|     5516|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225  |load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3  |        0|   0|  556|  4951|    0|
    |mul_8ns_15ns_22_1_1_U778                                           |mul_8ns_15ns_22_1_1                                     |        0|   1|    0|     2|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                        |        0|   1|  556|  4953|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_413_p2  |         +|   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  351|         76|    1|         76|
    |kernel_input_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_input_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_input_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_input_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_input_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_input_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_input_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_input_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_input_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_input_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_input_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_input_RREADY    |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  492|        107|  124|        419|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  75|   0|   75|          0|
    |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |mul9_reg_439                                                                    |  22|   0|   22|          0|
    |trunc_ln_reg_444                                                                |  60|   0|   60|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 158|   0|  158|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|input_0_0_address0           |  out|   10|   ap_memory|      input_0_0|         array|
|input_0_0_ce0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_we0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_d0                 |  out|   32|   ap_memory|      input_0_0|         array|
|input_0_1_address0           |  out|   10|   ap_memory|      input_0_1|         array|
|input_0_1_ce0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_we0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_d0                 |  out|   32|   ap_memory|      input_0_1|         array|
|input_0_2_address0           |  out|   10|   ap_memory|      input_0_2|         array|
|input_0_2_ce0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_we0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_d0                 |  out|   32|   ap_memory|      input_0_2|         array|
|input_0_3_address0           |  out|   10|   ap_memory|      input_0_3|         array|
|input_0_3_ce0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_we0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_d0                 |  out|   32|   ap_memory|      input_0_3|         array|
|input_0_4_address0           |  out|   10|   ap_memory|      input_0_4|         array|
|input_0_4_ce0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_we0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_d0                 |  out|   32|   ap_memory|      input_0_4|         array|
|input_1_0_address0           |  out|   10|   ap_memory|      input_1_0|         array|
|input_1_0_ce0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_we0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_d0                 |  out|   32|   ap_memory|      input_1_0|         array|
|input_1_1_address0           |  out|   10|   ap_memory|      input_1_1|         array|
|input_1_1_ce0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_we0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_d0                 |  out|   32|   ap_memory|      input_1_1|         array|
|input_1_2_address0           |  out|   10|   ap_memory|      input_1_2|         array|
|input_1_2_ce0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_we0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_d0                 |  out|   32|   ap_memory|      input_1_2|         array|
|input_1_3_address0           |  out|   10|   ap_memory|      input_1_3|         array|
|input_1_3_ce0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_we0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_d0                 |  out|   32|   ap_memory|      input_1_3|         array|
|input_1_4_address0           |  out|   10|   ap_memory|      input_1_4|         array|
|input_1_4_ce0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_we0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_d0                 |  out|   32|   ap_memory|      input_1_4|         array|
|input_2_0_address0           |  out|   10|   ap_memory|      input_2_0|         array|
|input_2_0_ce0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_we0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_d0                 |  out|   32|   ap_memory|      input_2_0|         array|
|input_2_1_address0           |  out|   10|   ap_memory|      input_2_1|         array|
|input_2_1_ce0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_we0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_d0                 |  out|   32|   ap_memory|      input_2_1|         array|
|input_2_2_address0           |  out|   10|   ap_memory|      input_2_2|         array|
|input_2_2_ce0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_we0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_d0                 |  out|   32|   ap_memory|      input_2_2|         array|
|input_2_3_address0           |  out|   10|   ap_memory|      input_2_3|         array|
|input_2_3_ce0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_we0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_d0                 |  out|   32|   ap_memory|      input_2_3|         array|
|input_2_4_address0           |  out|   10|   ap_memory|      input_2_4|         array|
|input_2_4_ce0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_we0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_d0                 |  out|   32|   ap_memory|      input_2_4|         array|
|input_3_0_address0           |  out|   10|   ap_memory|      input_3_0|         array|
|input_3_0_ce0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_we0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_d0                 |  out|   32|   ap_memory|      input_3_0|         array|
|input_3_1_address0           |  out|   10|   ap_memory|      input_3_1|         array|
|input_3_1_ce0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_we0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_d0                 |  out|   32|   ap_memory|      input_3_1|         array|
|input_3_2_address0           |  out|   10|   ap_memory|      input_3_2|         array|
|input_3_2_ce0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_we0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_d0                 |  out|   32|   ap_memory|      input_3_2|         array|
|input_3_3_address0           |  out|   10|   ap_memory|      input_3_3|         array|
|input_3_3_ce0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_we0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_d0                 |  out|   32|   ap_memory|      input_3_3|         array|
|input_3_4_address0           |  out|   10|   ap_memory|      input_3_4|         array|
|input_3_4_ce0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_we0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_d0                 |  out|   32|   ap_memory|      input_3_4|         array|
|input_4_0_address0           |  out|   10|   ap_memory|      input_4_0|         array|
|input_4_0_ce0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_we0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_d0                 |  out|   32|   ap_memory|      input_4_0|         array|
|input_4_1_address0           |  out|   10|   ap_memory|      input_4_1|         array|
|input_4_1_ce0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_we0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_d0                 |  out|   32|   ap_memory|      input_4_1|         array|
|input_4_2_address0           |  out|   10|   ap_memory|      input_4_2|         array|
|input_4_2_ce0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_we0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_d0                 |  out|   32|   ap_memory|      input_4_2|         array|
|input_4_3_address0           |  out|   10|   ap_memory|      input_4_3|         array|
|input_4_3_ce0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_we0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_d0                 |  out|   32|   ap_memory|      input_4_3|         array|
|input_4_4_address0           |  out|   10|   ap_memory|      input_4_4|         array|
|input_4_4_ce0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_we0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_d0                 |  out|   32|   ap_memory|      input_4_4|         array|
|input_5_0_address0           |  out|   10|   ap_memory|      input_5_0|         array|
|input_5_0_ce0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_we0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_d0                 |  out|   32|   ap_memory|      input_5_0|         array|
|input_5_1_address0           |  out|   10|   ap_memory|      input_5_1|         array|
|input_5_1_ce0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_we0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_d0                 |  out|   32|   ap_memory|      input_5_1|         array|
|input_5_2_address0           |  out|   10|   ap_memory|      input_5_2|         array|
|input_5_2_ce0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_we0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_d0                 |  out|   32|   ap_memory|      input_5_2|         array|
|input_5_3_address0           |  out|   10|   ap_memory|      input_5_3|         array|
|input_5_3_ce0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_we0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_d0                 |  out|   32|   ap_memory|      input_5_3|         array|
|input_5_4_address0           |  out|   10|   ap_memory|      input_5_4|         array|
|input_5_4_ce0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_we0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_d0                 |  out|   32|   ap_memory|      input_5_4|         array|
|input_6_0_address0           |  out|   10|   ap_memory|      input_6_0|         array|
|input_6_0_ce0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_we0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_d0                 |  out|   32|   ap_memory|      input_6_0|         array|
|input_6_1_address0           |  out|   10|   ap_memory|      input_6_1|         array|
|input_6_1_ce0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_we0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_d0                 |  out|   32|   ap_memory|      input_6_1|         array|
|input_6_2_address0           |  out|   10|   ap_memory|      input_6_2|         array|
|input_6_2_ce0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_we0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_d0                 |  out|   32|   ap_memory|      input_6_2|         array|
|input_6_3_address0           |  out|   10|   ap_memory|      input_6_3|         array|
|input_6_3_ce0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_we0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_d0                 |  out|   32|   ap_memory|      input_6_3|         array|
|input_6_4_address0           |  out|   10|   ap_memory|      input_6_4|         array|
|input_6_4_ce0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_we0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_d0                 |  out|   32|   ap_memory|      input_6_4|         array|
|input_7_0_address0           |  out|   10|   ap_memory|      input_7_0|         array|
|input_7_0_ce0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_we0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_d0                 |  out|   32|   ap_memory|      input_7_0|         array|
|input_7_1_address0           |  out|   10|   ap_memory|      input_7_1|         array|
|input_7_1_ce0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_we0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_d0                 |  out|   32|   ap_memory|      input_7_1|         array|
|input_7_2_address0           |  out|   10|   ap_memory|      input_7_2|         array|
|input_7_2_ce0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_we0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_d0                 |  out|   32|   ap_memory|      input_7_2|         array|
|input_7_3_address0           |  out|   10|   ap_memory|      input_7_3|         array|
|input_7_3_ce0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_we0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_d0                 |  out|   32|   ap_memory|      input_7_3|         array|
|input_7_4_address0           |  out|   10|   ap_memory|      input_7_4|         array|
|input_7_4_ce0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_we0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_d0                 |  out|   32|   ap_memory|      input_7_4|         array|
|input_8_0_address0           |  out|   10|   ap_memory|      input_8_0|         array|
|input_8_0_ce0                |  out|    1|   ap_memory|      input_8_0|         array|
|input_8_0_we0                |  out|    1|   ap_memory|      input_8_0|         array|
|input_8_0_d0                 |  out|   32|   ap_memory|      input_8_0|         array|
|input_8_1_address0           |  out|   10|   ap_memory|      input_8_1|         array|
|input_8_1_ce0                |  out|    1|   ap_memory|      input_8_1|         array|
|input_8_1_we0                |  out|    1|   ap_memory|      input_8_1|         array|
|input_8_1_d0                 |  out|   32|   ap_memory|      input_8_1|         array|
|input_8_2_address0           |  out|   10|   ap_memory|      input_8_2|         array|
|input_8_2_ce0                |  out|    1|   ap_memory|      input_8_2|         array|
|input_8_2_we0                |  out|    1|   ap_memory|      input_8_2|         array|
|input_8_2_d0                 |  out|   32|   ap_memory|      input_8_2|         array|
|input_8_3_address0           |  out|   10|   ap_memory|      input_8_3|         array|
|input_8_3_ce0                |  out|    1|   ap_memory|      input_8_3|         array|
|input_8_3_we0                |  out|    1|   ap_memory|      input_8_3|         array|
|input_8_3_d0                 |  out|   32|   ap_memory|      input_8_3|         array|
|input_8_4_address0           |  out|   10|   ap_memory|      input_8_4|         array|
|input_8_4_ce0                |  out|    1|   ap_memory|      input_8_4|         array|
|input_8_4_we0                |  out|    1|   ap_memory|      input_8_4|         array|
|input_8_4_d0                 |  out|   32|   ap_memory|      input_8_4|         array|
|input_9_0_address0           |  out|   10|   ap_memory|      input_9_0|         array|
|input_9_0_ce0                |  out|    1|   ap_memory|      input_9_0|         array|
|input_9_0_we0                |  out|    1|   ap_memory|      input_9_0|         array|
|input_9_0_d0                 |  out|   32|   ap_memory|      input_9_0|         array|
|input_9_1_address0           |  out|   10|   ap_memory|      input_9_1|         array|
|input_9_1_ce0                |  out|    1|   ap_memory|      input_9_1|         array|
|input_9_1_we0                |  out|    1|   ap_memory|      input_9_1|         array|
|input_9_1_d0                 |  out|   32|   ap_memory|      input_9_1|         array|
|input_9_2_address0           |  out|   10|   ap_memory|      input_9_2|         array|
|input_9_2_ce0                |  out|    1|   ap_memory|      input_9_2|         array|
|input_9_2_we0                |  out|    1|   ap_memory|      input_9_2|         array|
|input_9_2_d0                 |  out|   32|   ap_memory|      input_9_2|         array|
|input_9_3_address0           |  out|   10|   ap_memory|      input_9_3|         array|
|input_9_3_ce0                |  out|    1|   ap_memory|      input_9_3|         array|
|input_9_3_we0                |  out|    1|   ap_memory|      input_9_3|         array|
|input_9_3_d0                 |  out|   32|   ap_memory|      input_9_3|         array|
|input_9_4_address0           |  out|   10|   ap_memory|      input_9_4|         array|
|input_9_4_ce0                |  out|    1|   ap_memory|      input_9_4|         array|
|input_9_4_we0                |  out|    1|   ap_memory|      input_9_4|         array|
|input_9_4_d0                 |  out|   32|   ap_memory|      input_9_4|         array|
|input_10_0_address0          |  out|   10|   ap_memory|     input_10_0|         array|
|input_10_0_ce0               |  out|    1|   ap_memory|     input_10_0|         array|
|input_10_0_we0               |  out|    1|   ap_memory|     input_10_0|         array|
|input_10_0_d0                |  out|   32|   ap_memory|     input_10_0|         array|
|input_10_1_address0          |  out|   10|   ap_memory|     input_10_1|         array|
|input_10_1_ce0               |  out|    1|   ap_memory|     input_10_1|         array|
|input_10_1_we0               |  out|    1|   ap_memory|     input_10_1|         array|
|input_10_1_d0                |  out|   32|   ap_memory|     input_10_1|         array|
|input_10_2_address0          |  out|   10|   ap_memory|     input_10_2|         array|
|input_10_2_ce0               |  out|    1|   ap_memory|     input_10_2|         array|
|input_10_2_we0               |  out|    1|   ap_memory|     input_10_2|         array|
|input_10_2_d0                |  out|   32|   ap_memory|     input_10_2|         array|
|input_10_3_address0          |  out|   10|   ap_memory|     input_10_3|         array|
|input_10_3_ce0               |  out|    1|   ap_memory|     input_10_3|         array|
|input_10_3_we0               |  out|    1|   ap_memory|     input_10_3|         array|
|input_10_3_d0                |  out|   32|   ap_memory|     input_10_3|         array|
|input_10_4_address0          |  out|   10|   ap_memory|     input_10_4|         array|
|input_10_4_ce0               |  out|    1|   ap_memory|     input_10_4|         array|
|input_10_4_we0               |  out|    1|   ap_memory|     input_10_4|         array|
|input_10_4_d0                |  out|   32|   ap_memory|     input_10_4|         array|
|input_11_0_address0          |  out|   10|   ap_memory|     input_11_0|         array|
|input_11_0_ce0               |  out|    1|   ap_memory|     input_11_0|         array|
|input_11_0_we0               |  out|    1|   ap_memory|     input_11_0|         array|
|input_11_0_d0                |  out|   32|   ap_memory|     input_11_0|         array|
|input_11_1_address0          |  out|   10|   ap_memory|     input_11_1|         array|
|input_11_1_ce0               |  out|    1|   ap_memory|     input_11_1|         array|
|input_11_1_we0               |  out|    1|   ap_memory|     input_11_1|         array|
|input_11_1_d0                |  out|   32|   ap_memory|     input_11_1|         array|
|input_11_2_address0          |  out|   10|   ap_memory|     input_11_2|         array|
|input_11_2_ce0               |  out|    1|   ap_memory|     input_11_2|         array|
|input_11_2_we0               |  out|    1|   ap_memory|     input_11_2|         array|
|input_11_2_d0                |  out|   32|   ap_memory|     input_11_2|         array|
|input_11_3_address0          |  out|   10|   ap_memory|     input_11_3|         array|
|input_11_3_ce0               |  out|    1|   ap_memory|     input_11_3|         array|
|input_11_3_we0               |  out|    1|   ap_memory|     input_11_3|         array|
|input_11_3_d0                |  out|   32|   ap_memory|     input_11_3|         array|
|input_11_4_address0          |  out|   10|   ap_memory|     input_11_4|         array|
|input_11_4_ce0               |  out|    1|   ap_memory|     input_11_4|         array|
|input_11_4_we0               |  out|    1|   ap_memory|     input_11_4|         array|
|input_11_4_d0                |  out|   32|   ap_memory|     input_11_4|         array|
|input_12_0_address0          |  out|   10|   ap_memory|     input_12_0|         array|
|input_12_0_ce0               |  out|    1|   ap_memory|     input_12_0|         array|
|input_12_0_we0               |  out|    1|   ap_memory|     input_12_0|         array|
|input_12_0_d0                |  out|   32|   ap_memory|     input_12_0|         array|
|input_12_1_address0          |  out|   10|   ap_memory|     input_12_1|         array|
|input_12_1_ce0               |  out|    1|   ap_memory|     input_12_1|         array|
|input_12_1_we0               |  out|    1|   ap_memory|     input_12_1|         array|
|input_12_1_d0                |  out|   32|   ap_memory|     input_12_1|         array|
|input_12_2_address0          |  out|   10|   ap_memory|     input_12_2|         array|
|input_12_2_ce0               |  out|    1|   ap_memory|     input_12_2|         array|
|input_12_2_we0               |  out|    1|   ap_memory|     input_12_2|         array|
|input_12_2_d0                |  out|   32|   ap_memory|     input_12_2|         array|
|input_12_3_address0          |  out|   10|   ap_memory|     input_12_3|         array|
|input_12_3_ce0               |  out|    1|   ap_memory|     input_12_3|         array|
|input_12_3_we0               |  out|    1|   ap_memory|     input_12_3|         array|
|input_12_3_d0                |  out|   32|   ap_memory|     input_12_3|         array|
|input_12_4_address0          |  out|   10|   ap_memory|     input_12_4|         array|
|input_12_4_ce0               |  out|    1|   ap_memory|     input_12_4|         array|
|input_12_4_we0               |  out|    1|   ap_memory|     input_12_4|         array|
|input_12_4_d0                |  out|   32|   ap_memory|     input_12_4|         array|
|input_13_0_address0          |  out|   10|   ap_memory|     input_13_0|         array|
|input_13_0_ce0               |  out|    1|   ap_memory|     input_13_0|         array|
|input_13_0_we0               |  out|    1|   ap_memory|     input_13_0|         array|
|input_13_0_d0                |  out|   32|   ap_memory|     input_13_0|         array|
|input_13_1_address0          |  out|   10|   ap_memory|     input_13_1|         array|
|input_13_1_ce0               |  out|    1|   ap_memory|     input_13_1|         array|
|input_13_1_we0               |  out|    1|   ap_memory|     input_13_1|         array|
|input_13_1_d0                |  out|   32|   ap_memory|     input_13_1|         array|
|input_13_2_address0          |  out|   10|   ap_memory|     input_13_2|         array|
|input_13_2_ce0               |  out|    1|   ap_memory|     input_13_2|         array|
|input_13_2_we0               |  out|    1|   ap_memory|     input_13_2|         array|
|input_13_2_d0                |  out|   32|   ap_memory|     input_13_2|         array|
|input_13_3_address0          |  out|   10|   ap_memory|     input_13_3|         array|
|input_13_3_ce0               |  out|    1|   ap_memory|     input_13_3|         array|
|input_13_3_we0               |  out|    1|   ap_memory|     input_13_3|         array|
|input_13_3_d0                |  out|   32|   ap_memory|     input_13_3|         array|
|input_13_4_address0          |  out|   10|   ap_memory|     input_13_4|         array|
|input_13_4_ce0               |  out|    1|   ap_memory|     input_13_4|         array|
|input_13_4_we0               |  out|    1|   ap_memory|     input_13_4|         array|
|input_13_4_d0                |  out|   32|   ap_memory|     input_13_4|         array|
|input_14_0_address0          |  out|   10|   ap_memory|     input_14_0|         array|
|input_14_0_ce0               |  out|    1|   ap_memory|     input_14_0|         array|
|input_14_0_we0               |  out|    1|   ap_memory|     input_14_0|         array|
|input_14_0_d0                |  out|   32|   ap_memory|     input_14_0|         array|
|input_14_1_address0          |  out|   10|   ap_memory|     input_14_1|         array|
|input_14_1_ce0               |  out|    1|   ap_memory|     input_14_1|         array|
|input_14_1_we0               |  out|    1|   ap_memory|     input_14_1|         array|
|input_14_1_d0                |  out|   32|   ap_memory|     input_14_1|         array|
|input_14_2_address0          |  out|   10|   ap_memory|     input_14_2|         array|
|input_14_2_ce0               |  out|    1|   ap_memory|     input_14_2|         array|
|input_14_2_we0               |  out|    1|   ap_memory|     input_14_2|         array|
|input_14_2_d0                |  out|   32|   ap_memory|     input_14_2|         array|
|input_14_3_address0          |  out|   10|   ap_memory|     input_14_3|         array|
|input_14_3_ce0               |  out|    1|   ap_memory|     input_14_3|         array|
|input_14_3_we0               |  out|    1|   ap_memory|     input_14_3|         array|
|input_14_3_d0                |  out|   32|   ap_memory|     input_14_3|         array|
|input_14_4_address0          |  out|   10|   ap_memory|     input_14_4|         array|
|input_14_4_ce0               |  out|    1|   ap_memory|     input_14_4|         array|
|input_14_4_we0               |  out|    1|   ap_memory|     input_14_4|         array|
|input_14_4_d0                |  out|   32|   ap_memory|     input_14_4|         array|
|input_15_0_address0          |  out|   10|   ap_memory|     input_15_0|         array|
|input_15_0_ce0               |  out|    1|   ap_memory|     input_15_0|         array|
|input_15_0_we0               |  out|    1|   ap_memory|     input_15_0|         array|
|input_15_0_d0                |  out|   32|   ap_memory|     input_15_0|         array|
|input_15_1_address0          |  out|   10|   ap_memory|     input_15_1|         array|
|input_15_1_ce0               |  out|    1|   ap_memory|     input_15_1|         array|
|input_15_1_we0               |  out|    1|   ap_memory|     input_15_1|         array|
|input_15_1_d0                |  out|   32|   ap_memory|     input_15_1|         array|
|input_15_2_address0          |  out|   10|   ap_memory|     input_15_2|         array|
|input_15_2_ce0               |  out|    1|   ap_memory|     input_15_2|         array|
|input_15_2_we0               |  out|    1|   ap_memory|     input_15_2|         array|
|input_15_2_d0                |  out|   32|   ap_memory|     input_15_2|         array|
|input_15_3_address0          |  out|   10|   ap_memory|     input_15_3|         array|
|input_15_3_ce0               |  out|    1|   ap_memory|     input_15_3|         array|
|input_15_3_we0               |  out|    1|   ap_memory|     input_15_3|         array|
|input_15_3_d0                |  out|   32|   ap_memory|     input_15_3|         array|
|input_15_4_address0          |  out|   10|   ap_memory|     input_15_4|         array|
|input_15_4_ce0               |  out|    1|   ap_memory|     input_15_4|         array|
|input_15_4_we0               |  out|    1|   ap_memory|     input_15_4|         array|
|input_15_4_d0                |  out|   32|   ap_memory|     input_15_4|         array|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|vinput                       |   in|   64|     ap_none|         vinput|        scalar|
|d0                           |   in|    8|     ap_none|             d0|        scalar|
+-----------------------------+-----+-----+------------+---------------+--------------+

