simSeconds 0.063814789259
simTicks 63814935586.88901
finalTick 368458036075071.9
simFreq 999999000000.0
hostSeconds 394.83886729000005
hostTickRate 162779572.46834898
hostMemory 52776406.97414
simInsts 109999913.54385301
simOps 127867476.91569299
hostInstRate 281821.537595
hostOpRate 327617.83877300005
system.clk_domain.clock 999.9989999999999
system.cpu_clk_domain.clock 499.99949999999995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 7020.011547
system.l2.demandHits::switch_cpus.data 888598.334669
system.l2.demandHits::total 895618.3462159999
system.l2.overallHits::switch_cpus.inst 7020.011547
system.l2.overallHits::switch_cpus.data 888598.334669
system.l2.overallHits::total 895618.3462159999
system.l2.demandMisses::cpu.inst 2.933601
system.l2.demandMisses::cpu.data 5.701995
system.l2.demandMisses::switch_cpus.inst 3258.142398
system.l2.demandMisses::switch_cpus.data 925108.039721
system.l2.demandMisses::total 928366.182119
system.l2.overallMisses::cpu.inst 2.933601
system.l2.overallMisses::cpu.data 5.701995
system.l2.overallMisses::switch_cpus.inst 3258.142398
system.l2.overallMisses::switch_cpus.data 925108.039721
system.l2.overallMisses::total 928366.182119
system.l2.demandMissLatency::switch_cpus.inst 316661504.15500003
system.l2.demandMissLatency::switch_cpus.data 88245805966.2085
system.l2.demandMissLatency::total 88562467470.3635
system.l2.overallMissLatency::switch_cpus.inst 316661504.15500003
system.l2.overallMissLatency::switch_cpus.data 88245805966.2085
system.l2.overallMissLatency::total 88562467470.3635
system.l2.demandAccesses::cpu.inst 2.933601
system.l2.demandAccesses::cpu.data 5.701995
system.l2.demandAccesses::switch_cpus.inst 10278.153945
system.l2.demandAccesses::switch_cpus.data 1813706.37439
system.l2.demandAccesses::total 1823984.5283350002
system.l2.overallAccesses::cpu.inst 2.933601
system.l2.overallAccesses::cpu.data 5.701995
system.l2.overallAccesses::switch_cpus.inst 10278.153945
system.l2.overallAccesses::switch_cpus.data 1813706.37439
system.l2.overallAccesses::total 1823984.5283350002
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 0.328792765212
system.l2.demandMissRate::switch_cpus.data 0.51018179983
system.l2.demandMissRate::total 0.508842940728
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 0.328792765212
system.l2.overallMissRate::switch_cpus.data 0.51018179983
system.l2.overallMissRate::total 0.508842940728
system.l2.demandAvgMissLatency::switch_cpus.inst 97221.33118182918
system.l2.demandAvgMissLatency::switch_cpus.data 95289.90567646532
system.l2.demandAvgMissLatency::total 95296.4205664832
system.l2.overallAvgMissLatency::switch_cpus.inst 97221.33118182918
system.l2.overallAvgMissLatency::switch_cpus.data 95289.90567646532
system.l2.overallAvgMissLatency::total 95296.4205664832
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 414595.66064699995
system.l2.writebacks::total 414595.66064699995
system.l2.demandMshrHits::switch_cpus.inst 193.172842
system.l2.demandMshrHits::switch_cpus.data 43.959604000000006
system.l2.demandMshrHits::total 237.12943700000002
system.l2.overallMshrHits::switch_cpus.inst 193.172842
system.l2.overallMshrHits::switch_cpus.data 43.959604000000006
system.l2.overallMshrHits::total 237.12943700000002
system.l2.demandMshrMisses::switch_cpus.inst 3064.969556
system.l2.demandMshrMisses::switch_cpus.data 925064.0831259999
system.l2.demandMshrMisses::total 928129.052682
system.l2.overallMshrMisses::switch_cpus.inst 3064.969556
system.l2.overallMshrMisses::switch_cpus.data 925064.0831259999
system.l2.overallMshrMisses::total 928129.052682
system.l2.demandMshrMissLatency::switch_cpus.inst 273687302.044128
system.l2.demandMshrMissLatency::switch_cpus.data 78992636675.04439
system.l2.demandMshrMissLatency::total 79266323977.08852
system.l2.overallMshrMissLatency::switch_cpus.inst 273687302.044128
system.l2.overallMshrMissLatency::switch_cpus.data 78992636675.04439
system.l2.overallMshrMissLatency::total 79266323977.08852
system.l2.demandMshrMissRate::switch_cpus.inst 0.310418166635
system.l2.demandMshrMissRate::switch_cpus.data 0.510157737329
system.l2.demandMshrMissRate::total 0.50871401519
system.l2.overallMshrMissRate::switch_cpus.inst 0.310418166635
system.l2.overallMshrMissRate::switch_cpus.data 0.510157737329
system.l2.overallMshrMissRate::total 0.50871401519
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 89236.52207338519
system.l2.demandAvgMshrMissLatency::switch_cpus.data 85291.68309431513
system.l2.demandAvgMshrMissLatency::total 85304.63546406262
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 89236.52207338519
system.l2.overallAvgMshrMissLatency::switch_cpus.data 85291.68309431513
system.l2.overallAvgMshrMissLatency::total 85304.63546406262
system.l2.replacements 930468.71431
system.l2.CleanEvict.mshrMisses::writebacks 118.554688
system.l2.CleanEvict.mshrMisses::total 118.554688
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 2109.375647
system.l2.InvalidateReq.hits::total 2109.375647
system.l2.InvalidateReq.misses::switch_cpus.data 147.331969
system.l2.InvalidateReq.misses::total 147.331969
system.l2.InvalidateReq.accesses::switch_cpus.data 2256.69888
system.l2.InvalidateReq.accesses::total 2256.69888
system.l2.InvalidateReq.missRate::switch_cpus.data 0.07280850176
system.l2.InvalidateReq.missRate::total 0.07280850176
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 147.331969
system.l2.InvalidateReq.mshrMisses::total 147.331969
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2846525.028
system.l2.InvalidateReq.mshrMissLatency::total 2846525.028
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.07280850176
system.l2.InvalidateReq.mshrMissRate::total 0.07280850176
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19436.45367644073
system.l2.InvalidateReq.avgMshrMissLatency::total 19436.45367644073
system.l2.ReadCleanReq.hits::switch_cpus.inst 7020.011547
system.l2.ReadCleanReq.hits::total 7020.011547
system.l2.ReadCleanReq.misses::cpu.inst 2.933601
system.l2.ReadCleanReq.misses::switch_cpus.inst 3258.142398
system.l2.ReadCleanReq.misses::total 3258.142398
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 316661504.15500003
system.l2.ReadCleanReq.missLatency::total 316661504.15500003
system.l2.ReadCleanReq.accesses::cpu.inst 2.933601
system.l2.ReadCleanReq.accesses::switch_cpus.inst 10278.153945
system.l2.ReadCleanReq.accesses::total 10278.153945
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.328792765212
system.l2.ReadCleanReq.missRate::total 0.328792765212
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 97221.33118182918
system.l2.ReadCleanReq.avgMissLatency::total 97221.33118182918
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 193.172842
system.l2.ReadCleanReq.mshrHits::total 193.172842
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3064.969556
system.l2.ReadCleanReq.mshrMisses::total 3064.969556
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 273687302.044128
system.l2.ReadCleanReq.mshrMissLatency::total 273687302.044128
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.310418166635
system.l2.ReadCleanReq.mshrMissRate::total 0.310418166635
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 89236.52207338519
system.l2.ReadCleanReq.avgMshrMissLatency::total 89236.52207338519
system.l2.ReadExReq.hits::switch_cpus.data 108204.152406
system.l2.ReadExReq.hits::total 108204.152406
system.l2.ReadExReq.misses::cpu.data 1.922053
system.l2.ReadExReq.misses::switch_cpus.data 77842.053971
system.l2.ReadExReq.misses::total 77842.053971
system.l2.ReadExReq.missLatency::switch_cpus.data 7324283588.335501
system.l2.ReadExReq.missLatency::total 7324283588.335501
system.l2.ReadExReq.accesses::cpu.data 1.922053
system.l2.ReadExReq.accesses::switch_cpus.data 186046.206377
system.l2.ReadExReq.accesses::total 186046.206377
system.l2.ReadExReq.missRate::cpu.data 0.679188
system.l2.ReadExReq.missRate::switch_cpus.data 0.41775320058800003
system.l2.ReadExReq.missRate::total 0.41775320058800003
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94021.18348465869
system.l2.ReadExReq.avgMissLatency::total 94021.18348465869
system.l2.ReadExReq.mshrHits::switch_cpus.data 3.008439
system.l2.ReadExReq.mshrHits::total 3.008439
system.l2.ReadExReq.mshrMisses::switch_cpus.data 77839.045532
system.l2.ReadExReq.mshrMisses::total 77839.045532
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 6545734173.058008
system.l2.ReadExReq.mshrMissLatency::total 6545734173.058008
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.41773753124
system.l2.ReadExReq.mshrMissRate::total 0.41773753124
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84022.74346071805
system.l2.ReadExReq.avgMshrMissLatency::total 84022.74346071805
system.l2.ReadSharedReq.hits::switch_cpus.data 780394.1822629999
system.l2.ReadSharedReq.hits::total 780394.1822629999
system.l2.ReadSharedReq.misses::cpu.data 3.779942
system.l2.ReadSharedReq.misses::switch_cpus.data 847265.98575
system.l2.ReadSharedReq.misses::total 847265.98575
system.l2.ReadSharedReq.missLatency::switch_cpus.data 80921522377.873
system.l2.ReadSharedReq.missLatency::total 80921522377.873
system.l2.ReadSharedReq.accesses::cpu.data 3.779942
system.l2.ReadSharedReq.accesses::switch_cpus.data 1627660.168013
system.l2.ReadSharedReq.accesses::total 1627660.168013
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.519872115316
system.l2.ReadSharedReq.missRate::total 0.519872115316
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 95434.44671259324
system.l2.ReadSharedReq.avgMissLatency::total 95434.44671259324
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 40.951164999999996
system.l2.ReadSharedReq.mshrHits::total 40.951164999999996
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 847225.037594
system.l2.ReadSharedReq.mshrMisses::total 847225.037594
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 72446902501.98637
system.l2.ReadSharedReq.mshrMissLatency::total 72446902501.98637
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.519847387893
system.l2.ReadSharedReq.mshrMissRate::total 0.519847387893
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 85436.24526510088
system.l2.ReadSharedReq.avgMshrMissLatency::total 85436.24526510088
system.l2.UpgradeReq.hits::switch_cpus.data 7710.256969
system.l2.UpgradeReq.hits::total 7710.256969
system.l2.UpgradeReq.misses::switch_cpus.data 598.91421
system.l2.UpgradeReq.misses::total 598.91421
system.l2.UpgradeReq.accesses::switch_cpus.data 8309.171179
system.l2.UpgradeReq.accesses::total 8309.171179
system.l2.UpgradeReq.missRate::switch_cpus.data 0.074000125006
system.l2.UpgradeReq.missRate::total 0.074000125006
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 598.91421
system.l2.UpgradeReq.mshrMisses::total 598.91421
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 11996902.9475
system.l2.UpgradeReq.mshrMissLatency::total 11996902.9475
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.074000125006
system.l2.UpgradeReq.mshrMissRate::total 0.074000125006
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 19974.268342037627
system.l2.UpgradeReq.avgMshrMissLatency::total 19974.268342037627
system.l2.WritebackClean.hits::writebacks 8429.289381
system.l2.WritebackClean.hits::total 8429.289381
system.l2.WritebackClean.accesses::writebacks 8429.289381
system.l2.WritebackClean.accesses::total 8429.289381
system.l2.WritebackDirty.hits::writebacks 1019069.317682
system.l2.WritebackDirty.hits::total 1019069.317682
system.l2.WritebackDirty.accesses::writebacks 1019069.317682
system.l2.WritebackDirty.accesses::total 1019069.317682
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.l2.tags.tagsInUse 65261.1805077592
system.l2.tags.totalRefs 3890715.787721
system.l2.tags.sampledRefs 997955.9620670001
system.l2.tags.avgRefs 3.9060354563999997
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 350.32096204427603
system.l2.tags.occupancies::cpu.inst 1.643671947333
system.l2.tags.occupancies::cpu.data 0.7252529000260001
system.l2.tags.occupancies::switch_cpus.inst 232.586036475723
system.l2.tags.occupancies::switch_cpus.data 64677.52494190865
system.l2.tags.avgOccs::writebacks 0.005345568776999999
system.l2.tags.avgOccs::cpu.inst 2.507353e-05
system.l2.tags.avgOccs::cpu.data 1.1244301000000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.003548850884
system.l2.tags.avgOccs::switch_cpus.data 0.986900909405
system.l2.tags.avgOccs::total 0.9958066546990001
system.l2.tags.occupanciesTaskId::1024 65366.60730999999
system.l2.tags.ageTaskId_1024::0 146.928862
system.l2.tags.ageTaskId_1024::1 1337.789666
system.l2.tags.ageTaskId_1024::2 14108.510228
system.l2.tags.ageTaskId_1024::3 46525.995612
system.l2.tags.ratioOccsTaskId::1024 0.997415096501
system.l2.tags.tagAccesses 30090855.747401003
system.l2.tags.dataAccesses 30090855.747401003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.mem_ctrls.avgPriority_writebacks::samples 414595.66064699995
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3064.969556
system.mem_ctrls.avgPriority_switch_cpus.data::samples 924939.725627
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.00014646905299499997
system.mem_ctrls.numReadWriteTurnArounds 25550.900505999998
system.mem_ctrls.numWriteReadTurnArounds 25550.900505999998
system.mem_ctrls.numStayReadState 2131496.039291
system.mem_ctrls.numStayWriteState 389823.329318
system.mem_ctrls.readReqs 928096.9655390001
system.mem_ctrls.writeReqs 414595.66064699995
system.mem_ctrls.readBursts 928096.9655390001
system.mem_ctrls.writeBursts 414595.66064699995
system.mem_ctrls.servicedByWrQ 92.27035599999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.75969254
system.mem_ctrls.avgWrQLen 25.728759790000005
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 928096.9655390001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 414595.66064699995
system.mem_ctrls.rdQLenPdf::0 500162.626676
system.mem_ctrls.rdQLenPdf::1 245490.899866
system.mem_ctrls.rdQLenPdf::2 123005.843236
system.mem_ctrls.rdQLenPdf::3 59101.990883
system.mem_ctrls.rdQLenPdf::4 233.156794
system.mem_ctrls.rdQLenPdf::5 9.866235
system.mem_ctrls.rdQLenPdf::6 0.311493
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.003009
system.mem_ctrls.wrQLenPdf::1 0.003009
system.mem_ctrls.wrQLenPdf::2 0.003009
system.mem_ctrls.wrQLenPdf::3 0.003009
system.mem_ctrls.wrQLenPdf::4 0.003009
system.mem_ctrls.wrQLenPdf::5 0.003009
system.mem_ctrls.wrQLenPdf::6 0.003009
system.mem_ctrls.wrQLenPdf::7 0.003009
system.mem_ctrls.wrQLenPdf::8 0.003009
system.mem_ctrls.wrQLenPdf::9 0.003009
system.mem_ctrls.wrQLenPdf::10 0.003009
system.mem_ctrls.wrQLenPdf::11 0.003009
system.mem_ctrls.wrQLenPdf::12 0.003009
system.mem_ctrls.wrQLenPdf::13 0.003009
system.mem_ctrls.wrQLenPdf::14 0.003009
system.mem_ctrls.wrQLenPdf::15 2184.7168600000005
system.mem_ctrls.wrQLenPdf::16 2478.428476
system.mem_ctrls.wrQLenPdf::17 17788.590398
system.mem_ctrls.wrQLenPdf::18 23634.39356
system.mem_ctrls.wrQLenPdf::19 25351.983829
system.mem_ctrls.wrQLenPdf::20 25775.219416
system.mem_ctrls.wrQLenPdf::21 25939.925865
system.mem_ctrls.wrQLenPdf::22 26041.466247
system.mem_ctrls.wrQLenPdf::23 26122.994062
system.mem_ctrls.wrQLenPdf::24 26142.919767
system.mem_ctrls.wrQLenPdf::25 26137.609768
system.mem_ctrls.wrQLenPdf::26 26092.484341
system.mem_ctrls.wrQLenPdf::27 26187.662311
system.mem_ctrls.wrQLenPdf::28 26612.267151
system.mem_ctrls.wrQLenPdf::29 28428.171728999998
system.mem_ctrls.wrQLenPdf::30 27559.477896999997
system.mem_ctrls.wrQLenPdf::31 26357.191377
system.mem_ctrls.wrQLenPdf::32 25665.174452
system.mem_ctrls.wrQLenPdf::33 81.08274499999999
system.mem_ctrls.wrQLenPdf::34 12.231403
system.mem_ctrls.wrQLenPdf::35 1.623858
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 25550.900505999998
system.mem_ctrls.rdPerTurnAround::mean 48.81228823795899
system.mem_ctrls.rdPerTurnAround::gmean 36.636076726704005
system.mem_ctrls.rdPerTurnAround::stdev 44.75975788280199
system.mem_ctrls.rdPerTurnAround::0-1023 1037.816534
system.mem_ctrls.rdPerTurnAround::1024-2047 1.8253720000000002
system.mem_ctrls.rdPerTurnAround::26624-27647 0.316928
system.mem_ctrls.rdPerTurnAround::total 25550.900505999998
system.mem_ctrls.wrPerTurnAround::samples 25550.900505999998
system.mem_ctrls.wrPerTurnAround::mean 16.179217743302
system.mem_ctrls.wrPerTurnAround::gmean 16.165316384742
system.mem_ctrls.wrPerTurnAround::stdev 0.699927731487
system.mem_ctrls.wrPerTurnAround::16 22874.381908
system.mem_ctrls.wrPerTurnAround::17 356.055503
system.mem_ctrls.wrPerTurnAround::18 1684.330312
system.mem_ctrls.wrPerTurnAround::19 505.94887900000003
system.mem_ctrls.wrPerTurnAround::20 112.370295
system.mem_ctrls.wrPerTurnAround::21 16.982995
system.mem_ctrls.wrPerTurnAround::total 25550.900505999998
system.mem_ctrls.bytesReadWrQ 5905.3027839999995
system.mem_ctrls.bytesReadSys 59398205.79449601
system.mem_ctrls.bytesWrittenSys 26534122.281407997
system.mem_ctrls.avgRdBWSys 927554593.1795825
system.mem_ctrls.avgWrBWSys 414431122.9384328
system.mem_ctrls.totGap 63814547327.438
system.mem_ctrls.avgGap 53470.35702711
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 196158.051584
system.mem_ctrls.requestorReadBytes::switch_cpus.data 59196142.440128
system.mem_ctrls.requestorWriteBytes::writebacks 26534166.444735996
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3050498.966692837
system.mem_ctrls.requestorReadRate::switch_cpus.data 924411610.0341711
system.mem_ctrls.requestorWriteRate::writebacks 414431924.5782792
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3064.969556
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 925031.9959830001
system.mem_ctrls.requestorWriteAccesses::writebacks 414595.66064699995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 146666582.6585
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 40685572279.81175
system.mem_ctrls.requestorWriteTotalLat::writebacks 1568092349285.9998
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 47795.03663352
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 43884.54238708
system.mem_ctrls.requestorWriteAvgLat::writebacks 6101746.086013501
system.mem_ctrls.dram.bytesRead::cpu.inst 187.750464
system.mem_ctrls.dram.bytesRead::cpu.data 364.92768
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 196158.051584
system.mem_ctrls.dram.bytesRead::switch_cpus.data 59202047.74291201
system.mem_ctrls.dram.bytesRead::total 59398205.79449601
system.mem_ctrls.dram.bytesInstRead::cpu.inst 187.750464
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 196158.051584
system.mem_ctrls.dram.bytesInstRead::total 196158.051584
system.mem_ctrls.dram.bytesWritten::writebacks 26534122.281407997
system.mem_ctrls.dram.bytesWritten::total 26534122.281407997
system.mem_ctrls.dram.numReads::cpu.inst 2.933601
system.mem_ctrls.dram.numReads::cpu.data 5.701995
system.mem_ctrls.dram.numReads::switch_cpus.inst 3064.969556
system.mem_ctrls.dram.numReads::switch_cpus.data 925031.9959830001
system.mem_ctrls.dram.numReads::total 928096.9655390001
system.mem_ctrls.dram.numWrites::writebacks 414595.66064699995
system.mem_ctrls.dram.numWrites::total 414595.66064699995
system.mem_ctrls.dram.bwRead::cpu.inst 29258.769219
system.mem_ctrls.dram.bwRead::cpu.data 56324.875561
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3050499.1142619997
system.mem_ctrls.dram.bwRead::switch_cpus.data 924504094.2482771
system.mem_ctrls.dram.bwRead::total 927554593.115499
system.mem_ctrls.dram.bwInstRead::cpu.inst 29258.769219
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3050499.1142619997
system.mem_ctrls.dram.bwInstRead::total 3050499.1142619997
system.mem_ctrls.dram.bwWrite::writebacks 414431122.892455
system.mem_ctrls.dram.bwWrite::total 414431122.892455
system.mem_ctrls.dram.bwTotal::writebacks 414431122.892455
system.mem_ctrls.dram.bwTotal::cpu.inst 29258.769219
system.mem_ctrls.dram.bwTotal::cpu.data 56324.875561
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3050499.1142619997
system.mem_ctrls.dram.bwTotal::switch_cpus.data 924504094.2482771
system.mem_ctrls.dram.bwTotal::total 1341985716.0079541
system.mem_ctrls.dram.readBursts 928004.6951830001
system.mem_ctrls.dram.writeBursts 414596.35069899994
system.mem_ctrls.dram.perBankRdBursts::0 58422.17114400001
system.mem_ctrls.dram.perBankRdBursts::1 59181.28155
system.mem_ctrls.dram.perBankRdBursts::2 58619.01718600001
system.mem_ctrls.dram.perBankRdBursts::3 60386.341151
system.mem_ctrls.dram.perBankRdBursts::4 57179.504963
system.mem_ctrls.dram.perBankRdBursts::5 57832.98418300001
system.mem_ctrls.dram.perBankRdBursts::6 58540.704648
system.mem_ctrls.dram.perBankRdBursts::7 57353.630593
system.mem_ctrls.dram.perBankRdBursts::8 57688.972029
system.mem_ctrls.dram.perBankRdBursts::9 57941.171804
system.mem_ctrls.dram.perBankRdBursts::10 57680.109251
system.mem_ctrls.dram.perBankRdBursts::11 57255.377885
system.mem_ctrls.dram.perBankRdBursts::12 56739.975936
system.mem_ctrls.dram.perBankRdBursts::13 57429.676546999995
system.mem_ctrls.dram.perBankRdBursts::14 56960.374345000004
system.mem_ctrls.dram.perBankRdBursts::15 58793.401968
system.mem_ctrls.dram.perBankWrBursts::0 25977.575638000002
system.mem_ctrls.dram.perBankWrBursts::1 26415.860692000002
system.mem_ctrls.dram.perBankWrBursts::2 25947.216576
system.mem_ctrls.dram.perBankWrBursts::3 27048.280789
system.mem_ctrls.dram.perBankWrBursts::4 25696.56276
system.mem_ctrls.dram.perBankWrBursts::5 25967.398137
system.mem_ctrls.dram.perBankWrBursts::6 25984.524855000003
system.mem_ctrls.dram.perBankWrBursts::7 25575.790613999998
system.mem_ctrls.dram.perBankWrBursts::8 26063.903603
system.mem_ctrls.dram.perBankWrBursts::9 25880.834833
system.mem_ctrls.dram.perBankWrBursts::10 25799.413084
system.mem_ctrls.dram.perBankWrBursts::11 25500.379644999997
system.mem_ctrls.dram.perBankWrBursts::12 25783.856563
system.mem_ctrls.dram.perBankWrBursts::13 25834.114351000004
system.mem_ctrls.dram.perBankWrBursts::14 25254.516213
system.mem_ctrls.dram.perBankWrBursts::15 25866.122346
system.mem_ctrls.dram.totQLat 23432150827.789
system.mem_ctrls.dram.totBusLat 4640023475.915
system.mem_ctrls.dram.totMemAccLat 40832238862.47025
system.mem_ctrls.dram.avgQLat 25151.77253671
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 43901.75378671
system.mem_ctrls.dram.readRowHits 506798.106334
system.mem_ctrls.dram.writeRowHits 23949.877632
system.mem_ctrls.dram.readRowHitRate 54.79392390999999
system.mem_ctrls.dram.writeRowHitRate 5.9454983
system.mem_ctrls.dram.bytesPerActivate::samples 811850.955149
system.mem_ctrls.dram.bytesPerActivate::mean 108.473497345462
system.mem_ctrls.dram.bytesPerActivate::gmean 85.475167794052
system.mem_ctrls.dram.bytesPerActivate::stdev 120.14748093939801
system.mem_ctrls.dram.bytesPerActivate::0-127 621876.464923
system.mem_ctrls.dram.bytesPerActivate::128-255 124910.443244
system.mem_ctrls.dram.bytesPerActivate::256-383 35847.199627
system.mem_ctrls.dram.bytesPerActivate::384-511 10475.346368
system.mem_ctrls.dram.bytesPerActivate::512-639 5687.557563
system.mem_ctrls.dram.bytesPerActivate::640-767 4733.250548
system.mem_ctrls.dram.bytesPerActivate::768-895 2999.478137
system.mem_ctrls.dram.bytesPerActivate::896-1023 3059.3983270000003
system.mem_ctrls.dram.bytesPerActivate::1024-1151 2261.816412
system.mem_ctrls.dram.bytesPerActivate::total 811850.955149
system.mem_ctrls.dram.dramBytesRead 59392300.491712004
system.mem_ctrls.dram.dramBytesWritten 26534166.444735996
system.mem_ctrls.dram.avgRdBW 927.4621089031339
system.mem_ctrls.dram.avgWrBW 414.43192455729
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 10.48526034
system.mem_ctrls.dram.busUtilRead 7.24623371
system.mem_ctrls.dram.busUtilWrite 3.23902663
system.mem_ctrls.dram.pageHitRate 39.79669431
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.mem_ctrls.dram.rank0.actEnergy 2915223083.65848
system.mem_ctrls.dram.rank0.preEnergy 1549478063.3974953
system.mem_ctrls.dram.rank0.readEnergy 3338061636.8845196
system.mem_ctrls.dram.rank0.writeEnergy 1088960956.51842
system.mem_ctrls.dram.rank0.refreshEnergy 5037350595.813121
system.mem_ctrls.dram.rank0.actBackEnergy 28344131180.335976
system.mem_ctrls.dram.rank0.preBackEnergy 636193204.75152
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 42909398721.359535
system.mem_ctrls.dram.rank0.averagePower 671.7136280323201
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1410831108.90175
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2130858966.0800002
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 60273245511.90725
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 2881407778.42176
system.mem_ctrls.dram.rank1.preEnergy 1531496311.39296
system.mem_ctrls.dram.rank1.readEnergy 3287891886.7221003
system.mem_ctrls.dram.rank1.writeEnergy 1075231994.1303601
system.mem_ctrls.dram.rank1.refreshEnergy 5037350595.813121
system.mem_ctrls.dram.rank1.actBackEnergy 28341027374.75049
system.mem_ctrls.dram.rank1.preBackEnergy 638806935.77088
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 42793212877.00167
system.mem_ctrls.dram.rank1.averagePower 669.88742479685
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1417246371.163
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2130858966.0800002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 60266830249.645996
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.membus.transDist::ReadResp 850289.784185
system.membus.transDist::WritebackDirty 414595.66064699995
system.membus.transDist::CleanEvict 510450.35364900006
system.membus.transDist::UpgradeReq 631.118903
system.membus.transDist::ReadExReq 77807.010417
system.membus.transDist::ReadExResp 77807.513037
system.membus.transDist::ReadSharedReq 850289.955122
system.membus.transDist::InvalidateReq 147.331969
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2782018.7191930003
system.membus.pktCount::total 2782018.7191930003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 85932349.303616
system.membus.pktSize::total 85932349.303616
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 928875.4076749999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 928875.4076749999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 928875.4076749999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.membus.reqLayer0.occupancy 3683909811.9057245
system.membus.reqLayer0.utilization 0.0994078
system.membus.respLayer1.occupancy 4969014871.2875
system.membus.respLayer1.utilization 0.0994078
system.membus.snoop_filter.totRequests 1853921.4219709998
system.membus.snoop_filter.hitSingleRequests 927450.138202
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 127629871.173778
system.switch_cpus.cpi 1.26882632448
system.switch_cpus.ipc 0.7926853324110001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 216094173.026035
system.switch_cpus.nonSpecInstsAdded 35748.703768
system.switch_cpus.instsIssued 175303574.554187
system.switch_cpus.squashedInstsIssued 1171134.921927
system.switch_cpus.squashedInstsExamined 99885933.727799
system.switch_cpus.squashedOperandsExamined 90833122.579825
system.switch_cpus.squashedNonSpecRemoved 35745.248709
system.switch_cpus.numIssuedDist::samples 127376757.526995
system.switch_cpus.numIssuedDist::mean 1.380273600518
system.switch_cpus.numIssuedDist::stdev 2.297828873846
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 79348658.05376801
system.switch_cpus.numIssuedDist::1 11027970.823331
system.switch_cpus.numIssuedDist::2 8710378.940593
system.switch_cpus.numIssuedDist::3 6460647.375584
system.switch_cpus.numIssuedDist::4 6140536.283132
system.switch_cpus.numIssuedDist::5 4855346.423653
system.switch_cpus.numIssuedDist::6 4173085.156669
system.switch_cpus.numIssuedDist::7 2790467.532402
system.switch_cpus.numIssuedDist::8 1878455.2690360001
system.switch_cpus.numIssuedDist::9 953443.8284640001
system.switch_cpus.numIssuedDist::10 972948.808017
system.switch_cpus.numIssuedDist::11 53710.271489000006
system.switch_cpus.numIssuedDist::12 11108.760857
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 11.999987999999998
system.switch_cpus.numIssuedDist::total 127376757.526995
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 2358256.274164
system.switch_cpus.statFuBusy::IntMult 55569.79566599999
system.switch_cpus.statFuBusy::IntDiv 0.01456
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 9.124524999999998
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.512512
system.switch_cpus.statFuBusy::FloatMisc 458.50660700000003
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 4.073588
system.switch_cpus.statFuBusy::SimdCmp 494.44898499999994
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 62.52373200000001
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 24.324865000000003
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 1.25374
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 4398435.752696
system.switch_cpus.statFuBusy::MemWrite 2184283.676202
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 155907.65980400002
system.switch_cpus.statIssuedInstType_0::IntAlu 101233877.01693201
system.switch_cpus.statIssuedInstType_0::IntMult 221435.51542
system.switch_cpus.statIssuedInstType_0::IntDiv 699.483585
system.switch_cpus.statIssuedInstType_0::FloatAdd 26.58967
system.switch_cpus.statIssuedInstType_0::FloatCmp 153537.62911000004
system.switch_cpus.statIssuedInstType_0::FloatCvt 201332.332706
system.switch_cpus.statIssuedInstType_0::FloatMult 159726.69568499998
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 59.699912
system.switch_cpus.statIssuedInstType_0::FloatDiv 11.074336
system.switch_cpus.statIssuedInstType_0::FloatMisc 503550.94668200007
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1352.598685
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 697.830728
system.switch_cpus.statIssuedInstType_0::SimdAlu 4289.941317000001
system.switch_cpus.statIssuedInstType_0::SimdCmp 63588.51555
system.switch_cpus.statIssuedInstType_0::SimdCvt 76022.948393
system.switch_cpus.statIssuedInstType_0::SimdMisc 129405.74708
system.switch_cpus.statIssuedInstType_0::SimdMult 31.204429
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 253.46122699999998
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 11.088519999999999
system.switch_cpus.statIssuedInstType_0::SimdShift 46248.29173
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 1.3090389999999998
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 265.200033
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 4.60424
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 152.37729000000002
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.741893
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 78.701786
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 2322.855672
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 4.559987
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 1.7108290000000002
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 48.499241
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 350.380647
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 2.97534
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.33508
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 21.268744
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 49029710.330304004
system.switch_cpus.statIssuedInstType_0::MemWrite 23318542.432561
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 175303574.554187
system.switch_cpus.issueRate 1.3775713011419999
system.switch_cpus.fuBusy 8997600.281842
system.switch_cpus.fuBusyRate 0.051345184739
system.switch_cpus.intInstQueueReads 483241888.78979206
system.switch_cpus.intInstQueueWrites 311700874.017122
system.switch_cpus.intInstQueueWakeupAccesses 159533520.437176
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 4910752.418209
system.switch_cpus.vecInstQueueWrites 4498027.411186
system.switch_cpus.vecInstQueueWakeupAccesses 2272049.945301
system.switch_cpus.intAluAccesses 181647920.615268
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 2497346.560957
system.switch_cpus.numSquashedInsts 2245711.202376
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 5759.406048999999
system.switch_cpus.idleCycles 253113.646783
system.switch_cpus.MemDepUnit__0.insertedLoads 56412520.368459
system.switch_cpus.MemDepUnit__0.insertedStores 30088322.759575002
system.switch_cpus.MemDepUnit__0.conflictingLoads 10503323.814252999
system.switch_cpus.MemDepUnit__0.conflictingStores 11032184.790351
system.switch_cpus.MemDepUnit__0.MDPLookups 86491233.526249
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 59055406.120939
system.switch_cpus.MemDepUnit__0.LFSTWrites 27426846.827096
system.switch_cpus.MemDepUnit__0.hits 21643952.305790998
system.switch_cpus.MemDepUnit__0.predictions 86491233.526249
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 4807321.8602060005
system.switch_cpus.branchPred.lookups_0::CallDirect 2570925.180845
system.switch_cpus.branchPred.lookups_0::CallIndirect 2498714.451432
system.switch_cpus.branchPred.lookups_0::DirectCond 34005212.459674
system.switch_cpus.branchPred.lookups_0::DirectUncond 2456295.75876
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 418414.929038
system.switch_cpus.branchPred.lookups_0::total 46756884.639955
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 2528747.756684
system.switch_cpus.branchPred.squashes_0::CallDirect 1605602.8580289995
system.switch_cpus.branchPred.squashes_0::CallIndirect 1185463.5499749999
system.switch_cpus.branchPred.squashes_0::DirectCond 20106376.693931
system.switch_cpus.branchPred.squashes_0::DirectUncond 1394987.514343
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 158329.50332
system.switch_cpus.branchPred.squashes_0::total 26979507.876282
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 32126.939959
system.switch_cpus.branchPred.corrected_0::CallDirect 27011.3413
system.switch_cpus.branchPred.corrected_0::CallIndirect 38109.910092
system.switch_cpus.branchPred.corrected_0::DirectCond 855621.580725
system.switch_cpus.branchPred.corrected_0::DirectUncond 12652.424238
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 4007.0196240000005
system.switch_cpus.branchPred.corrected_0::total 969529.215938
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 2278574.18602
system.switch_cpus.branchPred.committed_0::CallDirect 965320.907456
system.switch_cpus.branchPred.committed_0::CallIndirect 1313253.539099
system.switch_cpus.branchPred.committed_0::DirectCond 13898821.516936
system.switch_cpus.branchPred.committed_0::DirectUncond 1061309.181805
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 260085.545887
system.switch_cpus.branchPred.committed_0::total 19777364.877203003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 2223.174949
system.switch_cpus.branchPred.mispredicted_0::CallDirect 17336.987969
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 25946.689849
system.switch_cpus.branchPred.mispredicted_0::DirectCond 610335.845503
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6303.0040420000005
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2462.798423
system.switch_cpus.branchPred.mispredicted_0::total 664608.500735
system.switch_cpus.branchPred.targetProvider_0::NoTarget 22204354.420098
system.switch_cpus.branchPred.targetProvider_0::BTB 17146897.921321
system.switch_cpus.branchPred.targetProvider_0::RAS 4807321.8602060005
system.switch_cpus.branchPred.targetProvider_0::Indirect 2598310.43833
system.switch_cpus.branchPred.targetProvider_0::total 46756884.639955
system.switch_cpus.branchPred.targetWrong_0::NoBranch 613333.038003
system.switch_cpus.branchPred.targetWrong_0::Return 319650.006438
system.switch_cpus.branchPred.targetWrong_0::CallDirect 32126.939959
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 4419.231538
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 969529.215938
system.switch_cpus.branchPred.condPredicted 34005212.459674
system.switch_cpus.branchPred.condPredictedTaken 12512431.110445999
system.switch_cpus.branchPred.condIncorrect 969529.215938
system.switch_cpus.branchPred.predTakenBTBMiss 96936.34354500001
system.switch_cpus.branchPred.NotTakenMispredicted 650467.882827
system.switch_cpus.branchPred.TakenMispredicted 319061.333111
system.switch_cpus.branchPred.BTBLookups 46756884.639955
system.switch_cpus.branchPred.BTBUpdates 576224.013152
system.switch_cpus.branchPred.BTBHits 31065382.162016
system.switch_cpus.branchPred.BTBHitRatio 0.664397998658
system.switch_cpus.branchPred.BTBMispredicted 107815.64853199999
system.switch_cpus.branchPred.indirectLookups 2917129.38047
system.switch_cpus.branchPred.indirectHits 2598310.43833
system.switch_cpus.branchPred.indirectMisses 318818.94214
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 4807321.8602060005
system.switch_cpus.branchPred.btb.lookups::CallDirect 2570925.180845
system.switch_cpus.branchPred.btb.lookups::CallIndirect 2498714.451432
system.switch_cpus.branchPred.btb.lookups::DirectCond 34005212.459674
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2456295.75876
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 418414.929038
system.switch_cpus.branchPred.btb.lookups::total 46756884.639955
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 4807321.8602060005
system.switch_cpus.branchPred.btb.misses::CallDirect 77302.15243
system.switch_cpus.branchPred.btb.misses::CallIndirect 2498714.451432
system.switch_cpus.branchPred.btb.misses::DirectCond 7846660.0143
system.switch_cpus.branchPred.btb.misses::DirectUncond 43089.070533000006
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 418414.929038
system.switch_cpus.branchPred.btb.misses::total 15691502.477938998
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 27011.3413
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 536560.247614
system.switch_cpus.branchPred.btb.updates::DirectUncond 12652.424238
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 576224.013152
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 27011.3413
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 536560.247614
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 12652.424238
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 576224.013152
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.switch_cpus.branchPred.indirectBranchPred.lookups 2917129.38047
system.switch_cpus.branchPred.indirectBranchPred.hits 2598310.43833
system.switch_cpus.branchPred.indirectBranchPred.misses 318818.94214
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 42116.929716
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 2959246.310186
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 7598387.388961
system.switch_cpus.branchPred.ras.pops 7598388.26821
system.switch_cpus.branchPred.ras.squashes 5319814.164688
system.switch_cpus.branchPred.ras.used 2278574.18602
system.switch_cpus.branchPred.ras.correct 2276351.0110710002
system.switch_cpus.branchPred.ras.incorrect 2223.174949
system.switch_cpus.commit.commitSquashedInsts 100174497.348773
system.switch_cpus.commit.commitNonSpecStalls 3.4550590000000003
system.switch_cpus.commit.branchMispredicts 1013585.503113
system.switch_cpus.commit.numCommittedDist::samples 116879322.849779
system.switch_cpus.commit.numCommittedDist::mean 1.00461144366
system.switch_cpus.commit.numCommittedDist::stdev 2.925524346801
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 96306755.26745999
system.switch_cpus.commit.numCommittedDist::1 6134061.13967
system.switch_cpus.commit.numCommittedDist::2 2552883.452395
system.switch_cpus.commit.numCommittedDist::3 1691157.9310970001
system.switch_cpus.commit.numCommittedDist::4 1082445.2581369998
system.switch_cpus.commit.numCommittedDist::5 528996.650776
system.switch_cpus.commit.numCommittedDist::6 656279.505643
system.switch_cpus.commit.numCommittedDist::7 444115.853116
system.switch_cpus.commit.numCommittedDist::8 329011.068363
system.switch_cpus.commit.numCommittedDist::9 342407.205401
system.switch_cpus.commit.numCommittedDist::10 344352.927869
system.switch_cpus.commit.numCommittedDist::11 260186.27242
system.switch_cpus.commit.numCommittedDist::12 6206670.317432
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 11.999987999999998
system.switch_cpus.commit.numCommittedDist::total 116879322.849779
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 1.54995
system.switch_cpus.commit.functionCalls 2278574.017027
system.switch_cpus.commit.committedInstType_0::No_OpClass 18625.18768
system.switch_cpus.commit.committedInstType_0::IntAlu 69306947.048133
system.switch_cpus.commit.committedInstType_0::IntMult 195131.02745
system.switch_cpus.commit.committedInstType_0::IntDiv 134.57808
system.switch_cpus.commit.committedInstType_0::FloatAdd 3.7690629999999996
system.switch_cpus.commit.committedInstType_0::FloatCmp 125105.30157299999
system.switch_cpus.commit.committedInstType_0::FloatCvt 166335.116516
system.switch_cpus.commit.committedInstType_0::FloatMult 124938.609931
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 3.59755
system.switch_cpus.commit.committedInstType_0::FloatDiv 8.118656
system.switch_cpus.commit.committedInstType_0::FloatMisc 388749.785896
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 128.773714
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1354.930673
system.switch_cpus.commit.committedInstType_0::SimdCmp 37603.469214
system.switch_cpus.commit.committedInstType_0::SimdCvt 65643.014161
system.switch_cpus.commit.committedInstType_0::SimdMisc 75954.543137
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 41773.012220000004
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 28915112.606551
system.switch_cpus.commit.committedInstType_0::MemWrite 17370377.119657997
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116833929.609856
system.switch_cpus.commit.commitEligibleSamples 6206670.317432
system.switch_cpus.commitStats0.numInsts 100589965.13268998
system.switch_cpus.commitStats0.numOps 116833929.609856
system.switch_cpus.commitStats0.numInstsNotNOP 99999901.175789
system.switch_cpus.commitStats0.numOpsNotNOP 116243865.652955
system.switch_cpus.commitStats0.cpi 1.26882632448
system.switch_cpus.commitStats0.ipc 0.7926853324110001
system.switch_cpus.commitStats0.numMemRefs 46285489.726209
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105921637.796807
system.switch_cpus.commitStats0.numLoadInsts 28915112.606551
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17370375.569707997
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1796910.8570009999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 18625.18768
system.switch_cpus.commitStats0.committedInstType::IntAlu 69306947.048133
system.switch_cpus.commitStats0.committedInstType::IntMult 195131.02745
system.switch_cpus.commitStats0.committedInstType::IntDiv 134.57808
system.switch_cpus.commitStats0.committedInstType::FloatAdd 3.7690629999999996
system.switch_cpus.commitStats0.committedInstType::FloatCmp 125105.30157299999
system.switch_cpus.commitStats0.committedInstType::FloatCvt 166335.116516
system.switch_cpus.commitStats0.committedInstType::FloatMult 124938.609931
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 3.59755
system.switch_cpus.commitStats0.committedInstType::FloatDiv 8.118656
system.switch_cpus.commitStats0.committedInstType::FloatMisc 388749.785896
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 128.773714
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1354.930673
system.switch_cpus.commitStats0.committedInstType::SimdCmp 37603.469214
system.switch_cpus.commitStats0.committedInstType::SimdCvt 65643.014161
system.switch_cpus.commitStats0.committedInstType::SimdMisc 75954.543137
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 41773.012220000004
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 28915112.606551
system.switch_cpus.commitStats0.committedInstType::MemWrite 17370377.119657997
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116833929.609856
system.switch_cpus.commitStats0.committedControl::IsControl 19777364.846144
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15925451.810238002
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 3851913.035906
system.switch_cpus.commitStats0.committedControl::IsCondControl 13898822.032955002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5878542.813189
system.switch_cpus.commitStats0.committedControl::IsCall 2278574.017027
system.switch_cpus.commitStats0.committedControl::IsReturn 2278574.06847
system.switch_cpus.decode.idleCycles 23760303.581132002
system.switch_cpus.decode.blockedCycles 69045178.54612
system.switch_cpus.decode.runCycles 31897494.09686
system.switch_cpus.decode.unblockCycles 1542526.2249440001
system.switch_cpus.decode.squashCycles 1131255.077939
system.switch_cpus.decode.branchResolved 15585562.513576
system.switch_cpus.decode.branchMispred 40479.264811
system.switch_cpus.decode.decodedInsts 228381380.300052
system.switch_cpus.decode.squashedInsts 176277.98076399998
system.switch_cpus.executeStats0.numInsts 173057862.720674
system.switch_cpus.executeStats0.numNop 830700.24041
system.switch_cpus.executeStats0.numBranches 27615164.222068
system.switch_cpus.executeStats0.numLoadInsts 48069481.450641
system.switch_cpus.executeStats0.numStoreInsts 22949757.680674
system.switch_cpus.executeStats0.instRate 1.3599576796800001
system.switch_cpus.executeStats0.numCCRegReads 39405702.318858
system.switch_cpus.executeStats0.numCCRegWrites 34438950.172426
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 191169708.87084103
system.switch_cpus.executeStats0.numIntRegWrites 108935298.30642802
system.switch_cpus.executeStats0.numMemRefs 71019239.131315
system.switch_cpus.executeStats0.numMiscRegReads 21394889.03185
system.switch_cpus.executeStats0.numMiscRegWrites 607058.754232
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 11049.196549999999
system.switch_cpus.executeStats0.numVecPredRegWrites 2873.1397180000004
system.switch_cpus.executeStats0.numVecRegReads 1798625.646658
system.switch_cpus.executeStats0.numVecRegWrites 1540278.8889410002
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 24552530.219857
system.switch_cpus.fetch.cycles 92421238.596422
system.switch_cpus.fetch.squashCycles 2341838.692194
system.switch_cpus.fetch.miscStallCycles 88027.11017500001
system.switch_cpus.fetch.pendingTrapStallCycles 542460.559745
system.switch_cpus.fetch.icacheWaitRetryStallCycles 22.321245
system.switch_cpus.fetch.cacheLines 32367097.258316
system.switch_cpus.fetch.icacheSquashes 433421.758408
system.switch_cpus.fetch.nisnDist::samples 127376757.526995
system.switch_cpus.fetch.nisnDist::mean 1.9730002978369998
system.switch_cpus.fetch.nisnDist::stdev 3.537591866421
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 85175105.855287
system.switch_cpus.fetch.nisnDist::1 4153539.852538
system.switch_cpus.fetch.nisnDist::2 5248088.729204
system.switch_cpus.fetch.nisnDist::3 3735698.2601300003
system.switch_cpus.fetch.nisnDist::4 7452341.851635
system.switch_cpus.fetch.nisnDist::5 2511435.988436
system.switch_cpus.fetch.nisnDist::6 2275385.730338
system.switch_cpus.fetch.nisnDist::7 2780034.751
system.switch_cpus.fetch.nisnDist::8 1983840.895547
system.switch_cpus.fetch.nisnDist::9 2297942.026469
system.switch_cpus.fetch.nisnDist::10 1565963.2068259998
system.switch_cpus.fetch.nisnDist::11 858136.953951
system.switch_cpus.fetch.nisnDist::12 7339243.425634
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 11.999987999999998
system.switch_cpus.fetch.nisnDist::total 127376757.526995
system.switch_cpus.fetchStats0.numInsts 221279382.664686
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.73533256148
system.switch_cpus.fetchStats0.numBranches 46756884.639955
system.switch_cpus.fetchStats0.branchRate 0.366821114925
system.switch_cpus.fetchStats0.icacheStallCycles 33154071.705853
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1131255.077939
system.switch_cpus.iew.blockCycles 22077799.098434
system.switch_cpus.iew.unblockCycles 2808392.372004
system.switch_cpus.iew.dispatchedInsts 216960621.970213
system.switch_cpus.iew.dispSquashedInsts 325560.555564
system.switch_cpus.iew.dispLoadInsts 56412520.368459
system.switch_cpus.iew.dispStoreInsts 30088322.759575002
system.switch_cpus.iew.dispNonSpecInsts 35748.703768
system.switch_cpus.iew.iqFullEvents 200385.848117
system.switch_cpus.iew.lsqFullEvents 2560085.8895630003
system.switch_cpus.iew.memOrderViolationEvents 187817.18975000002
system.switch_cpus.iew.predictedTakenIncorrect 411869.038589
system.switch_cpus.iew.predictedNotTakenIncorrect 744989.644076
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 1156858.682665
system.switch_cpus.iew.instsToCommit 163808283.682131
system.switch_cpus.iew.writebackCount 161805570.382477
system.switch_cpus.iew.producerInst 92648207.246561
system.switch_cpus.iew.consumerInst 175850200.029948
system.switch_cpus.iew.wbRate 1.271992210134
system.switch_cpus.iew.wbFanout 0.526889181302
system.switch_cpus.lsq0.forwLoads 2636990.3899850002
system.switch_cpus.lsq0.squashedLoads 27497374.214319
system.switch_cpus.lsq0.ignoredResponses 29142.951121
system.switch_cpus.lsq0.memOrderViolation 187817.18975000002
system.switch_cpus.lsq0.squashedStores 12717937.537672
system.switch_cpus.lsq0.rescheduledLoads 3421800.320242
system.switch_cpus.lsq0.blockedByCache 453038.099991
system.switch_cpus.lsq0.loadToUse::samples 28915112.181293003
system.switch_cpus.lsq0.loadToUse::mean 23.130067639806
system.switch_cpus.lsq0.loadToUse::stdev 76.17243181826501
system.switch_cpus.lsq0.loadToUse::0-9 24571903.446002
system.switch_cpus.lsq0.loadToUse::10-19 615761.828799
system.switch_cpus.lsq0.loadToUse::20-29 874539.488861
system.switch_cpus.lsq0.loadToUse::30-39 243499.43791
system.switch_cpus.lsq0.loadToUse::40-49 65817.391207
system.switch_cpus.lsq0.loadToUse::50-59 62660.269412
system.switch_cpus.lsq0.loadToUse::60-69 32160.305104
system.switch_cpus.lsq0.loadToUse::70-79 32423.003536
system.switch_cpus.lsq0.loadToUse::80-89 34515.745814
system.switch_cpus.lsq0.loadToUse::90-99 31270.19067
system.switch_cpus.lsq0.loadToUse::100-109 36904.338428999996
system.switch_cpus.lsq0.loadToUse::110-119 47822.190281999996
system.switch_cpus.lsq0.loadToUse::120-129 71319.453316
system.switch_cpus.lsq0.loadToUse::130-139 67499.138847
system.switch_cpus.lsq0.loadToUse::140-149 447323.454149
system.switch_cpus.lsq0.loadToUse::150-159 211641.465968
system.switch_cpus.lsq0.loadToUse::160-169 156359.566496
system.switch_cpus.lsq0.loadToUse::170-179 260403.32356199995
system.switch_cpus.lsq0.loadToUse::180-189 102463.504576
system.switch_cpus.lsq0.loadToUse::190-199 87359.758317
system.switch_cpus.lsq0.loadToUse::200-209 284723.36635100003
system.switch_cpus.lsq0.loadToUse::210-219 85036.084549
system.switch_cpus.lsq0.loadToUse::220-229 46775.511828
system.switch_cpus.lsq0.loadToUse::230-239 17637.116826
system.switch_cpus.lsq0.loadToUse::240-249 8900.222017
system.switch_cpus.lsq0.loadToUse::250-259 8675.256046999999
system.switch_cpus.lsq0.loadToUse::260-269 9386.494532
system.switch_cpus.lsq0.loadToUse::270-279 12567.156093999998
system.switch_cpus.lsq0.loadToUse::280-289 19322.786088
system.switch_cpus.lsq0.loadToUse::290-299 21033.423706
system.switch_cpus.lsq0.loadToUse::overflows 347407.46199800004
system.switch_cpus.lsq0.loadToUse::min_value 1.560958
system.switch_cpus.lsq0.loadToUse::max_value 2266.075252
system.switch_cpus.lsq0.loadToUse::total 28915112.181293003
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.009027
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.009027
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.009027
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.009027
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.009027
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 63814935586.88901
system.switch_cpus.rename.squashCycles 1131255.077939
system.switch_cpus.rename.idleCycles 24595876.853245
system.switch_cpus.rename.blockCycles 28626900.956635997
system.switch_cpus.rename.serializeStallCycles 35904522.852084994
system.switch_cpus.rename.runCycles 32400325.796970002
system.switch_cpus.rename.unblockCycles 4717875.99012
system.switch_cpus.rename.renamedInsts 223994828.57653
system.switch_cpus.rename.ROBFullEvents 143421.967989
system.switch_cpus.rename.IQFullEvents 1310014.210532
system.switch_cpus.rename.LQFullEvents 2935689.1434429996
system.switch_cpus.rename.SQFullEvents 12400.776482
system.switch_cpus.rename.renamedOperands 215479858.506453
system.switch_cpus.rename.lookups 346850066.675916
system.switch_cpus.rename.intLookups 250539457.089023
system.switch_cpus.rename.vecLookups 2780725.7617760003
system.switch_cpus.rename.vecPredLookups 10933.963424000001
system.switch_cpus.rename.matLookups 115.17810700000001
system.switch_cpus.rename.committedMaps 111541983.06718
system.switch_cpus.rename.undoneMaps 103937717.003189
system.switch_cpus.rename.serializing 208659.51512599998
system.switch_cpus.rename.tempSerializing 1503.69958
system.switch_cpus.rename.skidInsts 8166473.164631
system.switch_cpus.rob.reads 327681032.424411
system.switch_cpus.rob.writes 444577894.239149
system.switch_cpus.rob.squashedLoads 32780483.235661
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 15353518.995082
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999901.175789
system.switch_cpus.thread_0.numOps 116243865.652955
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1646536.872048
system.tol2bus.transDist::WritebackDirty 1433664.978329
system.tol2bus.transDist::WritebackClean 8683.849212000001
system.tol2bus.transDist::CleanEvict 1312673.015374
system.tol2bus.transDist::UpgradeReq 8309.171179
system.tol2bus.transDist::UpgradeResp 8309.171179
system.tol2bus.transDist::ReadExReq 186046.206377
system.tol2bus.transDist::ReadExResp 186046.70899699998
system.tol2bus.transDist::ReadCleanReq 18876.589882
system.tol2bus.transDist::ReadSharedReq 1627660.168013
system.tol2bus.transDist::InvalidateReq 2256.69888
system.tol2bus.transDist::InvalidateResp 2256.69888
system.tol2bus.pktCount::total 5502252.978103
system.tol2bus.pktSize::total 182511251.968128
system.tol2bus.snoops 939067.1502469999
system.tol2bus.snoopTraffic 27084422.181376003
system.tol2bus.snoopFanout::samples 2773617.548641
system.tol2bus.snoopFanout::mean 0.019317818335
system.tol2bus.snoopFanout::stdev 0.136807728494
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2720918.001472
system.tol2bus.snoopFanout::1 52647.722031000005
system.tol2bus.snoopFanout::2 51.825137999999995
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.994077
system.tol2bus.snoopFanout::total 2773617.548641
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 63814935586.88901
system.tol2bus.reqLayer0.occupancy 2861610687.961091
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 28427721.858676
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 2725901297.8399
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 3667701.962936
system.tol2bus.snoop_filter.hitSingleRequests 1824688.594787
system.tol2bus.snoop_filter.hitMultiRequests 40563.55313099999
system.tol2bus.snoop_filter.totSnoops 12111.541313
system.tol2bus.snoop_filter.hitSingleSnoops 12059.716175000001
system.tol2bus.snoop_filter.hitMultiSnoops 51.825137999999995
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.missLatency::switch_cpus.data 337255.494
system.l2.InvalidateReq.missLatency::total 337255.494
system.l2.InvalidateReq.avgMissLatency::switch_cpus.data 2797.7576486987327
system.l2.InvalidateReq.avgMissLatency::total 2797.7576486987327
system.l2.UpgradeReq.missLatency::switch_cpus.data 11103923.662999999
system.l2.UpgradeReq.missLatency::total 11103923.662999999
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 18469.174961659202
system.l2.UpgradeReq.avgMissLatency::total 18469.174961659202
system.l2.tags.ageTaskId_1024::4 3247.38896
system.mem_ctrls.rdPerTurnAround::12-15 0.9530190000000001
system.mem_ctrls.rdPerTurnAround::16-19 36.56169
system.mem_ctrls.rdPerTurnAround::20-23 469.392165
system.mem_ctrls.rdPerTurnAround::24-27 1984.1650760000002
system.mem_ctrls.rdPerTurnAround::28-31 4287.227631
system.mem_ctrls.rdPerTurnAround::32-35 5734.489937
system.mem_ctrls.rdPerTurnAround::36-39 5256.205591
system.mem_ctrls.rdPerTurnAround::40-43 3783.9027719999995
system.mem_ctrls.rdPerTurnAround::44-47 2168.4866230000002
system.mem_ctrls.rdPerTurnAround::48-51 1087.339381
system.mem_ctrls.rdPerTurnAround::52-55 462.514002
system.mem_ctrls.rdPerTurnAround::56-59 185.503837
system.mem_ctrls.rdPerTurnAround::60-63 63.727515
system.mem_ctrls.rdPerTurnAround::64-67 19.458644
system.mem_ctrls.rdPerTurnAround::68-71 7.098621
system.mem_ctrls.rdPerTurnAround::72-75 3.009706
system.mem_ctrls.rdPerTurnAround::76-79 0.577072
system.mem_ctrls.rdPerTurnAround::80-83 0.002038
system.mem_ctrls.wrPerTurnAround::22 0.8306140000000001
system.switch_cpus.fetch.tlbCycles 33.165222
system.mem_ctrls.rdPerTurnAround::0-2047 0.03009
system.mem_ctrls.rdPerTurnAround::2048-4095 0.003009
system.mem_ctrls.rdPerTurnAround::4096-6143 0.003009
system.mem_ctrls.rdPerTurnAround::45056-47103 0.003009
system.mem_ctrls.rdPerTurnAround::2048-3071 0.773733
system.mem_ctrls.rdPerTurnAround::27648-28671 0.557562
system.switch_cpus.fetch.tlbSquashes 0.16754
system.mem_ctrls.rdPerTurnAround::88-91 0.246069
system.mem_ctrls.rdPerTurnAround::28672-29695 0.119588
CPI 1.2762999730311584
