// Seed: 3002997503
module module_0 #(
    parameter id_10 = 32'd22
) (
    output tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8
);
  wire _id_10;
  ;
  tri1 id_11 = -1;
  wire id_12;
  assign module_1.id_3 = 0;
  assign id_5 = id_4 == -1;
  logic [7:0] id_13;
  ;
  assign id_13#(
      .id_12(-1),
      .id_10(1),
      .id_3 (1),
      .id_10(1),
      .id_6 (1),
      .id_11(1'b0),
      .id_3 (1)
  ) [1&&id_10] = 1'b0;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    output wire id_2,
    input  wire id_3,
    input  tri0 id_4,
    output wor  id_5,
    input  tri0 id_6,
    input  tri0 id_7
);
  wire  id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_6,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1
  );
endmodule
