-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_fftStageKernelS2S_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fftOutData_local2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local2_empty_n : IN STD_LOGIC;
    fftOutData_local2_read : OUT STD_LOGIC;
    fftOutData_local2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local_full_n : IN STD_LOGIC;
    fftOutData_local_write : OUT STD_LOGIC;
    fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of fft_top_fftStageKernelS2S_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fftOutData_local2_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln151_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal fftOutData_local_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln151_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_715_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_719 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_719_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal k_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_fu_162_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_reg_710 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_predicate_op28_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op107_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln151_reg_715_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_719_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_complexOp1_M_real_fu_191_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_real_reg_723 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_imag_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_real_2_reg_735 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_imag_2_reg_741 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln177_fu_225_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln177_reg_747 : STD_LOGIC_VECTOR (1 downto 0);
    signal imagSinVal_fu_271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_753 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_753_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal k_6_fu_279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_763 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln_reg_763_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_s_reg_769 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_s_reg_769_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_3_reg_775 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_4_reg_780 : STD_LOGIC_VECTOR (14 downto 0);
    signal realCosVal_fu_539_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal realCosVal_reg_785 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_reg_790 : STD_LOGIC_VECTOR (15 downto 0);
    signal real2_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag1_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_reg_805 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal f_11_reg_129 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln149_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_k_1_phi_fu_155_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_5_fu_184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_k_1_reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal tmp_13_fu_168_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln111_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_2_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_imag_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_negate_control_imag_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_fu_263_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_out_sin_fu_255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_288_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_fu_285_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_fu_295_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl7_fu_314_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_fu_311_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_fu_321_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl8_fu_340_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_5_fu_337_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_4_fu_347_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl9_fu_366_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_2_fu_363_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_4_fu_373_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal real1_8_fu_353_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_7_fu_301_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_8_fu_379_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_7_fu_327_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_4_fu_389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_4_fu_395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_5_fu_421_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_5_fu_437_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal real1_9_fu_427_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_9_fu_443_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_6_fu_453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_6_fu_459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_fu_485_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_cos_fu_492_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln129_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_2_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_negate_control_real_fu_498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_fu_531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_out_cos_fu_523_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln35_fu_553_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln35_8_fu_550_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_553_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln35_7_fu_547_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_553_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_575_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln36_2_fu_572_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_575_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln36_fu_569_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_575_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln39_fu_591_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln39_fu_591_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln39_fu_591_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln40_fu_607_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln40_fu_607_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln40_fu_607_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_14_fu_626_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln35_9_fu_633_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_6_fu_623_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_6_fu_637_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_fu_656_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln40_3_fu_663_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln37_fu_653_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_6_fu_667_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal imag_out_fu_687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_out_fu_683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_10_fu_673_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_10_fu_643_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top_mul_16s_15s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    mul_16s_15s_31_1_1_U148 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln35_fu_553_p0,
        din1 => mul_ln35_fu_553_p1,
        dout => mul_ln35_fu_553_p2);

    mul_16s_15s_31_1_1_U149 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln36_fu_575_p0,
        din1 => mul_ln36_fu_575_p1,
        dout => mul_ln36_fu_575_p2);

    mul_16s_15s_31_1_1_U150 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln39_fu_591_p0,
        din1 => mul_ln39_fu_591_p1,
        dout => mul_ln39_fu_591_p2);

    mul_16s_15s_31_1_1_U151 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln40_fu_607_p0,
        din1 => mul_ln40_fu_607_p1,
        dout => mul_ln40_fu_607_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln149_fu_704_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_11_reg_129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln149_fu_704_p2 = ap_const_lv1_0))) then 
                f_11_reg_129 <= f_reg_710;
            elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                f_11_reg_129 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    k_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_fu_178_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_reg_141 <= k_6_fu_279_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                k_reg_141 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                f_reg_710 <= f_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln151_reg_715 <= icmp_ln151_fu_178_p2;
                icmp_ln151_reg_715_pp0_iter1_reg <= icmp_ln151_reg_715;
                imagSinVal_reg_753 <= imagSinVal_fu_271_p3;
                imagSinVal_reg_753_pp0_iter1_reg <= imagSinVal_reg_753;
                p_complexOp1_M_imag_2_reg_741 <= fftOutData_local2_dout(63 downto 48);
                p_complexOp1_M_imag_reg_729 <= fftOutData_local2_dout(31 downto 16);
                p_complexOp1_M_real_2_reg_735 <= fftOutData_local2_dout(47 downto 32);
                p_complexOp1_M_real_reg_723 <= p_complexOp1_M_real_fu_191_p1;
                tmp_reg_719 <= tmp_nbreadreq_fu_108_p3;
                tmp_reg_719_pp0_iter1_reg <= tmp_reg_719;
                trunc_ln177_reg_747 <= trunc_ln177_fu_225_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_715_pp0_iter2_reg <= icmp_ln151_reg_715_pp0_iter1_reg;
                tmp_reg_719_pp0_iter2_reg <= tmp_reg_719_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                imag1_reg_800 <= mul_ln39_fu_591_p2(30 downto 15);
                imag2_reg_805 <= mul_ln40_fu_607_p2(30 downto 15);
                real1_reg_790 <= mul_ln35_fu_553_p2(30 downto 15);
                real2_reg_795 <= mul_ln36_fu_575_p2(30 downto 15);
                trunc_ln95_s_reg_769_pp0_iter2_reg <= trunc_ln95_s_reg_769;
                trunc_ln_reg_763_pp0_iter2_reg <= trunc_ln_reg_763;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                realCosVal_reg_785 <= realCosVal_fu_539_p3;
                trunc_ln95_3_reg_775 <= p_r_M_real_6_fu_453_p2(15 downto 1);
                trunc_ln95_4_reg_780 <= p_r_M_imag_6_fu_459_p2(15 downto 1);
                trunc_ln95_s_reg_769 <= p_r_M_imag_4_fu_395_p2(15 downto 1);
                trunc_ln_reg_763 <= p_r_M_real_4_fu_389_p2(15 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln151_fu_178_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state1, ap_CS_fsm_state7, icmp_ln149_fu_704_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln151_fu_178_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0)) or ((icmp_ln151_fu_178_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln149_fu_704_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state6_pp0_stage0_iter3_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter3_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state3_pp0_stage0_iter0, ap_block_state6_pp0_stage0_iter3_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter3_grp1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state6_pp0_stage0_iter3_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter3_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state3_pp0_stage0_iter0, ap_block_state6_pp0_stage0_iter3_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter3_grp1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state6_pp0_stage0_iter3_grp1)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter3_grp1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(fftOutData_local2_empty_n, ap_predicate_op28_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter0 <= ((ap_predicate_op28_read_state3 = ap_const_boolean_1) and (fftOutData_local2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter3_grp1_assign_proc : process(fftOutData_local_full_n, ap_predicate_op107_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter3_grp1 <= ((fftOutData_local_full_n = ap_const_logic_0) and (ap_predicate_op107_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln151_fu_178_p2)
    begin
        if ((icmp_ln151_fu_178_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7, icmp_ln149_fu_704_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln149_fu_704_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k_1_phi_fu_155_p4_assign_proc : process(icmp_ln151_fu_178_p2, tmp_nbreadreq_fu_108_p3, k_reg_141, k_5_fu_184_p2, ap_phi_reg_pp0_iter0_k_1_reg_152)
    begin
        if ((icmp_ln151_fu_178_p2 = ap_const_lv1_1)) then
            if ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_k_1_phi_fu_155_p4 <= k_reg_141;
            elsif ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_k_1_phi_fu_155_p4 <= k_5_fu_184_p2;
            else 
                ap_phi_mux_k_1_phi_fu_155_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_152;
            end if;
        else 
            ap_phi_mux_k_1_phi_fu_155_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_152;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_k_1_reg_152 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op107_write_state6_assign_proc : process(icmp_ln151_reg_715_pp0_iter2_reg, tmp_reg_719_pp0_iter2_reg)
    begin
                ap_predicate_op107_write_state6 <= ((tmp_reg_719_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln151_reg_715_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op28_read_state3_assign_proc : process(icmp_ln151_fu_178_p2, tmp_nbreadreq_fu_108_p3)
    begin
                ap_predicate_op28_read_state3 <= ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln151_fu_178_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln149_fu_704_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln149_fu_704_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_162_p2 <= std_logic_vector(unsigned(f_11_reg_129) + unsigned(ap_const_lv8_1));

    fftOutData_local2_blk_n_assign_proc : process(fftOutData_local2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln151_fu_178_p2, tmp_nbreadreq_fu_108_p3)
    begin
        if (((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln151_fu_178_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_blk_n <= fftOutData_local2_empty_n;
        else 
            fftOutData_local2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fftOutData_local2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op28_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op28_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_read <= ap_const_logic_1;
        else 
            fftOutData_local2_read <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local_blk_n_assign_proc : process(fftOutData_local_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_grp1, icmp_ln151_reg_715_pp0_iter2_reg, tmp_reg_719_pp0_iter2_reg, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
        if (((tmp_reg_719_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln151_reg_715_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            fftOutData_local_blk_n <= fftOutData_local_full_n;
        else 
            fftOutData_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fftOutData_local_din <= (((imag_out_fu_687_p2 & real_out_fu_683_p2) & imag2_10_fu_673_p4) & real1_10_fu_643_p4);

    fftOutData_local_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_predicate_op107_write_state6, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op107_write_state6 = ap_const_boolean_1))) then 
            fftOutData_local_write <= ap_const_logic_1;
        else 
            fftOutData_local_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln111_2_fu_243_p2 <= "1" when (trunc_ln177_fu_225_p1 = ap_const_lv2_3) else "0";
    icmp_ln111_fu_237_p2 <= "1" when (trunc_ln177_fu_225_p1 = ap_const_lv2_1) else "0";
    icmp_ln129_2_fu_512_p2 <= "1" when (trunc_ln177_reg_747 = ap_const_lv2_0) else "0";
    icmp_ln129_fu_506_p2 <= "1" when (index_cos_fu_492_p2 = ap_const_lv10_100) else "0";
    icmp_ln149_fu_704_p2 <= "1" when (f_11_reg_129 = ap_const_lv8_FF) else "0";
    icmp_ln151_fu_178_p2 <= "1" when (signed(tmp_13_fu_168_p4) < signed(ap_const_lv31_1)) else "0";
    imag2_10_fu_673_p4 <= sub_ln40_6_fu_667_p2(30 downto 15);
    imag2_7_fu_327_p4 <= sub_ln40_fu_321_p2(30 downto 15);
    imag2_8_fu_379_p4 <= sub_ln40_4_fu_373_p2(30 downto 15);
    imag2_9_fu_443_p4 <= sub_ln40_5_fu_437_p2(30 downto 15);
    imagSinVal_fu_271_p3 <= 
        select_ln123_fu_263_p3 when (output_negate_control_imag_fu_229_p3(0) = '1') else 
        temp_out_sin_fu_255_p3;
    imag_out_fu_687_p2 <= std_logic_vector(unsigned(imag2_reg_805) + unsigned(imag1_reg_800));
    index_cos_fu_492_p2 <= std_logic_vector(unsigned(index_fu_485_p3) + unsigned(ap_const_lv10_300));
    index_fu_485_p3 <= (trunc_ln177_reg_747 & ap_const_lv8_0);
    k_5_fu_184_p2 <= std_logic_vector(unsigned(k_reg_141) + unsigned(ap_const_lv32_FFFFFFFF));
    k_6_fu_279_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_1_phi_fu_155_p4) + unsigned(ap_const_lv32_1));
    mul_ln35_fu_553_p0 <= sext_ln35_8_fu_550_p1(16 - 1 downto 0);
    mul_ln35_fu_553_p1 <= sext_ln35_7_fu_547_p1(15 - 1 downto 0);
    mul_ln36_fu_575_p0 <= sext_ln36_2_fu_572_p1(16 - 1 downto 0);
    mul_ln36_fu_575_p1 <= sext_ln36_fu_569_p1(15 - 1 downto 0);
    mul_ln39_fu_591_p0 <= sext_ln36_2_fu_572_p1(16 - 1 downto 0);
    mul_ln39_fu_591_p1 <= sext_ln35_7_fu_547_p1(15 - 1 downto 0);
    mul_ln40_fu_607_p0 <= sext_ln35_8_fu_550_p1(16 - 1 downto 0);
    mul_ln40_fu_607_p1 <= sext_ln36_fu_569_p1(15 - 1 downto 0);
    output_negate_control_imag_fu_229_p3 <= k_reg_141(1 downto 1);
    output_negate_control_real_fu_498_p3 <= index_cos_fu_492_p2(9 downto 9);
    output_saturation_control_imag_fu_249_p2 <= (icmp_ln111_fu_237_p2 or icmp_ln111_2_fu_243_p2);
    output_saturation_control_real_fu_517_p2 <= (icmp_ln129_fu_506_p2 or icmp_ln129_2_fu_512_p2);
    p_complexOp1_M_real_fu_191_p1 <= fftOutData_local2_dout(16 - 1 downto 0);
    p_r_M_imag_4_fu_395_p2 <= std_logic_vector(unsigned(imag2_8_fu_379_p4) + unsigned(imag2_7_fu_327_p4));
    p_r_M_imag_6_fu_459_p2 <= std_logic_vector(unsigned(imag2_9_fu_443_p4) + unsigned(imag2_7_fu_327_p4));
    p_r_M_real_4_fu_389_p2 <= std_logic_vector(unsigned(real1_8_fu_353_p4) + unsigned(real1_7_fu_301_p4));
    p_r_M_real_6_fu_453_p2 <= std_logic_vector(unsigned(real1_9_fu_427_p4) + unsigned(real1_7_fu_301_p4));
    p_shl5_fu_288_p3 <= (p_complexOp1_M_real_reg_723 & ap_const_lv15_0);
    p_shl7_fu_314_p3 <= (p_complexOp1_M_imag_reg_729 & ap_const_lv15_0);
    p_shl8_fu_340_p3 <= (p_complexOp1_M_real_2_reg_735 & ap_const_lv15_0);
    p_shl9_fu_366_p3 <= (p_complexOp1_M_imag_2_reg_741 & ap_const_lv15_0);
    real1_10_fu_643_p4 <= sub_ln35_6_fu_637_p2(30 downto 15);
    real1_7_fu_301_p4 <= sub_ln35_fu_295_p2(30 downto 15);
    real1_8_fu_353_p4 <= sub_ln35_4_fu_347_p2(30 downto 15);
    real1_9_fu_427_p4 <= sub_ln35_5_fu_421_p2(30 downto 15);
    realCosVal_fu_539_p3 <= 
        select_ln139_fu_531_p3 when (output_negate_control_real_fu_498_p3(0) = '1') else 
        temp_out_cos_fu_523_p3;
    real_out_fu_683_p2 <= std_logic_vector(unsigned(real1_reg_790) - unsigned(real2_reg_795));
    select_ln123_fu_263_p3 <= 
        ap_const_lv16_7FFF when (output_saturation_control_imag_fu_249_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln139_fu_531_p3 <= 
        ap_const_lv16_7FFF when (output_saturation_control_real_fu_517_p2(0) = '1') else 
        ap_const_lv16_0;
        sext_ln35_5_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_2_reg_735),31));

        sext_ln35_6_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_763_pp0_iter2_reg),31));

        sext_ln35_7_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_3_reg_775),31));

        sext_ln35_8_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_reg_785),31));

        sext_ln35_9_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_626_p3),31));

        sext_ln35_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_reg_723),31));

        sext_ln36_2_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_reg_753_pp0_iter1_reg),31));

        sext_ln36_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_4_reg_780),31));

        sext_ln37_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_s_reg_769_pp0_iter2_reg),31));

        sext_ln40_2_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_2_reg_741),31));

        sext_ln40_3_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_656_p3),31));

        sext_ln40_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_reg_729),31));

    sub_ln35_4_fu_347_p2 <= std_logic_vector(unsigned(p_shl8_fu_340_p3) - unsigned(sext_ln35_5_fu_337_p1));
    sub_ln35_5_fu_421_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl8_fu_340_p3));
    sub_ln35_6_fu_637_p2 <= std_logic_vector(signed(sext_ln35_9_fu_633_p1) - signed(sext_ln35_6_fu_623_p1));
    sub_ln35_fu_295_p2 <= std_logic_vector(unsigned(p_shl5_fu_288_p3) - unsigned(sext_ln35_fu_285_p1));
    sub_ln40_4_fu_373_p2 <= std_logic_vector(unsigned(p_shl9_fu_366_p3) - unsigned(sext_ln40_2_fu_363_p1));
    sub_ln40_5_fu_437_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl9_fu_366_p3));
    sub_ln40_6_fu_667_p2 <= std_logic_vector(signed(sext_ln40_3_fu_663_p1) - signed(sext_ln37_fu_653_p1));
    sub_ln40_fu_321_p2 <= std_logic_vector(unsigned(p_shl7_fu_314_p3) - unsigned(sext_ln40_fu_311_p1));
    temp_out_cos_fu_523_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_real_fu_517_p2(0) = '1') else 
        ap_const_lv16_0;
    temp_out_sin_fu_255_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_imag_fu_249_p2(0) = '1') else 
        ap_const_lv16_0;
    tmp_13_fu_168_p4 <= k_reg_141(31 downto 1);
    tmp_14_fu_626_p3 <= (trunc_ln_reg_763_pp0_iter2_reg & ap_const_lv15_0);
    tmp_15_fu_656_p3 <= (trunc_ln95_s_reg_769_pp0_iter2_reg & ap_const_lv15_0);
    tmp_nbreadreq_fu_108_p3 <= (0=>(fftOutData_local2_empty_n), others=>'-');
    trunc_ln177_fu_225_p1 <= k_reg_141(2 - 1 downto 0);
end behav;
