Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue May 27 09:09:07 2025
| Host             : pc628557 running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file sat6_top_z045_power_routed.rpt -pb sat6_top_z045_power_summary_routed.pb -rpx sat6_top_z045_power_routed.rpx
| Design           : sat6_top_z045
| Device           : xc7z045ffg900-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.321        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.078        |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.094 |        9 |       --- |             --- |
| Slice Logic              |     0.058 |    73238 |       --- |             --- |
|   LUT as Logic           |     0.050 |    31377 |    218600 |           14.35 |
|   LUT as Distributed RAM |     0.003 |     1384 |     70400 |            1.97 |
|   Register               |     0.003 |    27759 |    437200 |            6.35 |
|   CARRY4                 |     0.002 |      931 |     54650 |            1.70 |
|   F7/F8 Muxes            |    <0.001 |     1564 |    218600 |            0.72 |
|   LUT as Shift Register  |    <0.001 |     1008 |     70400 |            1.43 |
|   Others                 |     0.000 |     1781 |       --- |             --- |
| Signals                  |     0.076 |    54139 |       --- |             --- |
| Block RAM                |     0.215 |      360 |       545 |           66.06 |
| PLL                      |     0.101 |        1 |         8 |           12.50 |
| DSPs                     |     0.002 |        4 |       900 |            0.44 |
| I/O                      |     0.004 |       16 |       362 |            4.42 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.243 |          |           |                 |
| Total                    |     2.321 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.499 |       0.432 |      0.067 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.095 |       0.055 |      0.041 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.034 |       0.018 |      0.016 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.740 |       0.721 |      0.018 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                           | Constraint (ns) |
+-------------------+------------------------------------------------------------------+-----------------+
| CLKFBIN           | bd_i/bd_i/noelv_mc32_0/U0/nv_i/clockers0/CLKFBIN                 |            10.0 |
| SYS_CLK_DIFF_MRCC | SYS_CLK_P                                                        |             5.0 |
| clk_fpga_0        | bd_ps_i/bd_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkm_clockers     | bd_i/bd_i/noelv_mc32_0/U0/nv_i/clockers0/clkm_clockers           |            20.0 |
+-------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| sat6_top_z045              |     2.078 |
|   bd_i                     |     0.541 |
|     bd_i                   |     0.541 |
|       axi_bram_ctrl_0      |     0.011 |
|       blk_mem_gen_0        |     0.129 |
|       finn_design_0        |     0.065 |
|       memap_to_stream_0    |     0.014 |
|       noelv_mc32_0         |     0.234 |
|       smartconnect_0       |     0.040 |
|       smartconnect_1       |     0.038 |
|       stream_to_memap_0    |     0.012 |
|   bd_ps_i                  |     1.530 |
|     bd_ps_i                |     1.530 |
|       processing_system7_0 |     1.530 |
|   ticker_sys_i             |     0.003 |
+----------------------------+-----------+


