/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [4:0] _01_;
  reg [10:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_1z[3:1], celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_1z[4:0];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 11'h000;
    else _02_ <= { _01_[2:0], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[124:119] / { 1'h1, in_data[166:162] };
  assign celloutsig_0_6z = celloutsig_0_0z[3:0] / { 1'h1, in_data[88:86] };
  assign celloutsig_0_21z = celloutsig_0_3z[7:1] >= { celloutsig_0_13z[2:0], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[189:186] < in_data[180:177];
  assign celloutsig_0_2z = in_data[61:55] < { celloutsig_0_1z[6:5], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[94:90], celloutsig_0_0z } % { 1'h1, in_data[78:70] };
  assign celloutsig_1_2z = in_data[152:150] != { in_data[186:185], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_1z[4:0], celloutsig_1_6z, celloutsig_1_2z } != { celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_0_14z = celloutsig_0_13z[4:1] != celloutsig_0_6z;
  assign celloutsig_1_18z = in_data[137:134] !== { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_8z = ~ { celloutsig_0_1z[3:1], celloutsig_0_7z };
  assign celloutsig_0_1z = ~ in_data[76:69];
  assign celloutsig_1_3z = { in_data[184:166], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } | { in_data[157:132], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z } | { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[6:0], celloutsig_0_0z, _01_ } | { in_data[83:75], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_9z = ^ { in_data[174:107], celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_6z[3:1] <<< celloutsig_0_8z[16:14];
  assign celloutsig_0_13z = { celloutsig_0_1z[3], celloutsig_0_6z } <<< in_data[16:12];
  assign celloutsig_0_27z = { celloutsig_0_3z[9:8], celloutsig_0_21z, celloutsig_0_6z } <<< { in_data[65:64], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[14:10] >>> in_data[40:36];
  assign celloutsig_0_4z = ~((celloutsig_0_2z & in_data[19]) | celloutsig_0_3z[3]);
  assign celloutsig_1_7z = ~((_00_[2] & celloutsig_1_0z) | celloutsig_1_4z);
  assign celloutsig_1_11z = ~((celloutsig_1_4z & in_data[175]) | celloutsig_1_4z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[5] & celloutsig_0_3z[3]) | celloutsig_0_9z[1]);
  assign celloutsig_0_12z = ~((_01_[2] & in_data[55]) | celloutsig_0_7z[16]);
  assign celloutsig_0_26z = ~((_01_[0] & celloutsig_0_12z) | celloutsig_0_8z[7]);
  assign celloutsig_1_0z = ~((in_data[144] & in_data[119]) | in_data[149]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_3z[1]) | (_00_[2] & celloutsig_1_1z[1]));
  assign celloutsig_0_17z = ~((celloutsig_0_14z & celloutsig_0_0z[4]) | (celloutsig_0_4z & _02_[6]));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
