$date
	Sun Jul 24 22:00:55 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ns
$end

$scope module systolic_tb $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
$end
#5
0!
#10
1!
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
1!
#45
0!
#50
1!
#55
0!
#60
1!
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
