{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508792023321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508792023336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 17:53:43 2017 " "Processing started: Mon Oct 23 17:53:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508792023336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792023336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792023336 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1508792023977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting \"(\" dm1.v(33) " "Verilog HDL syntax error at dm1.v(33) near text: \"0\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"1\";  expecting \"(\" dm1.v(49) " "Verilog HDL syntax error at dm1.v(49) near text: \"1\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"2\";  expecting \"(\" dm1.v(62) " "Verilog HDL syntax error at dm1.v(62) near text: \"2\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"3\";  expecting \"(\" dm1.v(74) " "Verilog HDL syntax error at dm1.v(74) near text: \"3\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"4\";  expecting \"(\" dm1.v(86) " "Verilog HDL syntax error at dm1.v(86) near text: \"4\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"5\";  expecting \"(\" dm1.v(98) " "Verilog HDL syntax error at dm1.v(98) near text: \"5\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"6\";  expecting \"(\" dm1.v(110) " "Verilog HDL syntax error at dm1.v(110) near text: \"6\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"7\";  expecting \"(\" dm1.v(124) " "Verilog HDL syntax error at dm1.v(124) near text: \"7\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 124 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dm1 dm1.v(3) " "Ignored design unit \"dm1\" at dm1.v(3) due to previous errors" {  } { { "dm1.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/dm1.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm1.v 0 0 " "Found 0 design units, including 0 entities, in source file dm1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "latch " "Entity \"latch\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "latch.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/latch.v" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.v 1 1 " "Found 1 design units, including 1 entities, in source file latch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloc.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloC " "Found entity 1: moduloC" {  } { { "moduloC.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/moduloC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508792038732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulod.v 1 1 " "Found 1 design units, including 1 entities, in source file modulod.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloD " "Found entity 1: moduloD" {  } { { "moduloD.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/moduloD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508792038748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulob.v 1 1 " "Found 1 design units, including 1 entities, in source file modulob.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloB " "Found entity 1: moduloB" {  } { { "moduloB.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/moduloB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508792038748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloa.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloa.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloA " "Found entity 1: moduloA" {  } { { "moduloA.v" "" { Text "C:/Users/se/Desktop/labo04/atc2/moduloA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508792038748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508792038873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 23 17:53:58 2017 " "Processing ended: Mon Oct 23 17:53:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508792038873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508792038873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508792038873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508792038873 ""}
