// SPDX-License-Identifier: AGPL-3.0-or-later OR LicenseRef-Commercial OR LicenseRef-Educational
//
// Every ruleset read against its code generator's schema, and the SASS ruleset's forms written out and checked
// against the machine code the cell's probes read back (engine_table.md item 11(f); sass.krs). A ruleset that lacks a
// form, holds one its schema does not name, or gives a form other parameters errors on whole, and this says which.
// The SASS checks are the probes' own findings held: each expected text below is the instruction a question's
// listing held past the frame's, with the probe's registers put back as the ruleset's parameters. A form sass.krs
// leaves empty, because no question gave it, is checked empty here, so that one written later is a change this test
// shows.
#include "c_target.h"
#include "ptx_target.h"
#include "sass_target.h"
#include "vhdl_target.h"
#include "yosys_script.h"

#include <stdio.h>

#include <string>
#include <vector>

static unsigned int s_checks;
static unsigned int s_failed;

// a ruleset a process holds, read and reported; NULL where it errored
static const Ruleset *read_ruleset(Target &target, const char *name)
{
    const Ruleset *const rules = target.ruleset(1);
    s_checks += 1u;
    s_failed += (rules == NULL) ? 1u : 0u;
    printf("  %s: %s\n", name, (rules != NULL) ? "read" : "errored");
    return rules;
}

// the scratch a construct takes, which no form checked here takes: none
static std::string no_scratch(const std::string &bank)
{
    (void)bank;
    return std::string();
}

// form `name` written with `arguments` and checked against `expected`
static void check_form(const Ruleset *rules, const char *name, const std::vector<std::string> &arguments,
                       const std::string &expected)
{
    s_checks += 1u;
    std::string text;
    const int written = (rules != NULL) && (ruleset_opcode(rules, name, arguments, no_scratch, text) != 0);
    if (!written || (text != expected))
    {
        s_failed += 1u;
        printf("  %s: wrote \"%s\", not \"%s\"\n", name, written ? text.c_str() : "", expected.c_str());
    }
}

// form `name` refused, what a ruleset's `err <name> <parameter>...` means: the operation is an error on
// that language, and writing it breaks what it was written into, not leaving a hole nothing reports
static void check_refused(const Ruleset *rules, const char *name, const std::vector<std::string> &arguments)
{
    s_checks += 1u;
    std::string text;
    if ((rules == NULL) || (ruleset_opcode(rules, name, arguments, no_scratch, text) != 0))
    {
        s_failed += 1u;
        printf("  %s: wrote \"%s\", where the ruleset gives it as an error\n", name, text.c_str());
    }
}

// the scratch a construct takes here: the temporaries R100 up, numbered where no argument of a check reaches
static std::string some_scratch(const std::string &bank)
{
    static unsigned int taken;
    taken += 1u;
    return (bank == "temporary") ? ("R" + std::to_string(99u + taken)) : std::string();
}

// form `name` written with `arguments` and the scratch a construct takes, and checked against `expected`
static void check_construct(const Ruleset *rules, const char *name, const std::vector<std::string> &arguments,
                            const std::string &expected)
{
    s_checks += 1u;
    std::string text;
    const int written = (rules != NULL) && (ruleset_opcode(rules, name, arguments, some_scratch, text) != 0);
    if (!written || (text != expected))
    {
        s_failed += 1u;
        printf("  %s: wrote \"%s\", not \"%s\"\n", name, written ? text.c_str() : "", expected.c_str());
    }
}

// register `number` of `bank` checked against `expected`
static void check_register(const Ruleset *rules, const char *bank, unsigned int number, const char *expected)
{
    s_checks += 1u;
    const std::string written = (rules != NULL) ? ruleset_register(rules, bank, number) : std::string();
    if (written != expected)
    {
        s_failed += 1u;
        printf("  bank %s: register %u is \"%s\", not \"%s\"\n", bank, number, written.c_str(), expected);
    }
}

// the register every lane holds named `name` checked against `expected`
static void check_physreg(const Ruleset *rules, const char *name, const char *expected)
{
    s_checks += 1u;
    const std::string written = (rules != NULL) ? ruleset_physreg(rules, name) : std::string();
    if (written != expected)
    {
        s_failed += 1u;
        printf("  fixed %s: \"%s\", not \"%s\"\n", name, written.c_str(), expected);
    }
}

// sass.krs's registers: one file of 32-bit registers, RZ reading 0, the predicates, and the lane's fixed registers
// reserved at the file's top
static void check_sass_registers(const Ruleset *rules)
{
    check_register(rules, "temporary", 7u, "R7");
    check_register(rules, "wide", 12u, "R12");
    check_register(rules, "predicate", 2u, "P2");
    check_register(rules, "immediate", 4294967295u, "4294967295");
    check_physreg(rules, "zero", "RZ");
    check_physreg(rules, "record", "R242");
    check_physreg(rules, "ok", "P5");
}

// the 32-bit arithmetic, each form the instruction its question's listing held
static void check_sass_words(const Ruleset *rules)
{
    // word_add, and the chain of word_add_first, word_add_middle and word_add_last over 96 bits
    check_form(rules, "word_add", {"R8", "R0", "R1"}, "\tIADD3 \tR8, R0, R1, RZ;\n");
    check_form(rules, "word_add_first", {"R8", "R0", "R3"}, "\tIADD3 \tR8, P6, R0, R3, RZ;\n");
    check_form(rules, "word_add_middle", {"R9", "R1", "R4"}, "\tIADD3.X \tR9, P6, R1, R4, RZ, P6, !PT;\n");
    check_form(rules, "word_add_last", {"R10", "R2", "R5"}, "\tIADD3.X \tR10, R2, R5, RZ, P6, !PT;\n");
    // a subtraction adds the right's negation, and its chain takes the borrow back as ~right
    check_form(rules, "word_sub", {"R8", "R0", "R1"}, "\tIADD3 \tR8, R0, -R1, RZ;\n");
    check_form(rules, "word_sub_middle", {"R9", "R1", "R4"}, "\tIADD3.X \tR9, P6, R1, ~R4, RZ, P6, !PT;\n");
    check_form(rules, "word_borrow_read", {"R9", "P0"},
               "\tIMAD.X \tR9, RZ, RZ, -0x1, P6;\n\tISETP.NE.U32.AND \tP0, PT, R9, RZ, PT;\n");
    // one LOP3 over a lookup of its three inputs: 0xc0 is a and b, 0xfc a or b, 0x3c a xor b
    check_form(rules, "word_bitand", {"R8", "R0", "R1"}, "\tLOP3.LUT \tR8, R0, R1, RZ, 0xc0, !PT;\n");
    check_form(rules, "word_bitor", {"R9", "R0", "R1"}, "\tLOP3.LUT \tR9, R0, R1, RZ, 0xfc, !PT;\n");
    check_form(rules, "word_bitxor", {"R10", "R0", "R1"}, "\tLOP3.LUT \tR10, R0, R1, RZ, 0x3c, !PT;\n");
    // a shift names RZ for the half of the pair it does not have, and .HI takes the result's high word
    check_form(rules, "word_shl", {"R8", "R0", "R1"}, "\tSHF.L.U32 \tR8, R0, R1, RZ;\n");
    check_form(rules, "word_shr", {"R9", "R0", "R1"}, "\tSHF.R.U32.HI \tR9, RZ, R1, R0;\n");
    check_form(rules, "word_funnel_right", {"R8", "R0", "R1", "R2"}, "\tSHF.R.U32 \tR8, R0, R2, R1;\n");
    check_form(rules, "word_mul", {"R8", "R0", "R1"}, "\tIMAD \tR8, R0, R1, RZ;\n");
    check_form(rules, "word_mul_add", {"R9", "R0", "R1", "R2"}, "\tIMAD \tR9, R0, R1, R2;\n");
    check_form(rules, "word_select", {"R8", "R0", "R1", "P0"}, "\tSEL \tR8, R0, R1, P0;\n");
    check_form(rules, "sign_absolute", {"R9", "R0"}, "\tIABS \tR9, R0;\n");
    check_form(rules, "sign_neg", {"R10", "R0"}, "\tIADD3 \tR10, -R0, RZ, RZ;\n");
    check_form(rules, "test_word_nonzero", {"P0", "R0"}, "\tISETP.NE.U32.AND \tP0, PT, R0, RZ, PT;\n");
    check_form(rules, "test_sign_gt", {"P1", "R0", "R1"}, "\tISETP.GT.AND \tP1, PT, R0, R1, PT;\n");
}

// the 64-bit forms, each two registers: the pair's high half written .hi, which sass.krs names and no listing prints
static void check_sass_wides(const Ruleset *rules)
{
    check_form(rules, "wide_pack", {"R12", "R0", "R1"}, "\tMOV \tR12, R0;\n\tMOV \tR12.hi, R1;\n");
    check_form(rules, "wide_unpack", {"R8", "R9", "R12"}, "\tMOV \tR8, R12;\n\tMOV \tR9, R12.hi;\n");
    check_form(rules, "wide_add", {"R14", "R12", "R16"},
               "\tIADD3 \tR14, P6, R12, R16, RZ;\n\tIADD3.X \tR14.hi, R12.hi, R16.hi, RZ, P6, !PT;\n");
    check_form(rules, "wide_mul_word", {"R14", "R4", "R5"}, "\tIMAD.WIDE.U32 \tR14, R4, R5, RZ;\n");
    // the cross products are added into the high half after the pair's write, which would undo them
    check_form(rules, "wide_mul", {"R14", "R12", "R16"},
               "\tIMAD.WIDE.U32 \tR14, R12, R16, RZ;\n\tIMAD \tR14.hi, R12.hi, R16, R14.hi;\n\tIMAD \tR14.hi, R12, "
               "R16.hi, R14.hi;\n");
    // the high half reads both halves of the value shifted, and is written before the low half overwrites it
    check_form(rules, "wide_shl", {"R14", "R12", "R2"},
               "\tSHF.L.U64.HI \tR14.hi, R12, R2, R12.hi;\n\tSHF.L.U32 \tR14, R12, R2, RZ;\n");
    check_form(rules, "wide_select", {"R14", "R12", "R16", "P0"},
               "\tSEL \tR14, R12, R16, P0;\n\tSEL \tR14.hi, R12.hi, R16.hi, P0;\n");
    // a wide comparison compares the low words into P6, then the high words with .EX, which takes it as its last
    // operand, and the one before it is the predicate anded into the answer
    check_form(rules, "test_wide_nonzero", {"P0", "R12"},
               "\tISETP.NE.U32.AND \tP6, PT, R12, RZ, PT;\n\tISETP.NE.U32.AND.EX \tP0, PT, R12.hi, RZ, PT, P6;\n");
    check_form(rules, "test_wide_lt_and", {"P3", "R12", "R16", "P3"},
               "\tISETP.LT.U32.AND \tP6, PT, R12, R16, PT;\n\tISETP.LT.U32.AND.EX \tP3, PT, R12.hi, R16.hi, P3, P6;\n");
}

// memory, the lane's branches and its return, and the forms sass.krs leaves empty because no question gave them
static void check_sass_lane(const Ruleset *rules)
{
    check_form(rules, "global_load_constant_word", {"R0", "R2", "4"}, "\tLDG.E.CONSTANT \tR0, [R2.64+4];\n");
    check_form(rules, "record_store_word", {"8", "R7"}, "\tSTG.E \t[R242.64+8], R7;\n");
    check_form(rules, "global_load_word_if", {"P3", "R7", "R12"}, "\t@P3 LDG.E.CONSTANT \tR7, [R12.64];\n");
    check_form(rules, "error_open_unless", {"P5"}, "\t@!P5 BRA \t`(.L_error_open);\n");
    check_form(rules, "error_if", {"P0", "3"}, "\t@P0 BRA \t`(.L_error3);\n");
    check_form(rules, "loop_back_if", {"2", "P0"}, "\t@P0 BRA \t`(.L_loop2);\n");
    check_form(rules, "return", {}, "\tRET.ABS.NODEC R20 0x0;\n");
    // The lane's entry, which no listing gave because nothing has ever called our lane: the resident hands it the
    // launch in R4 and R5 and the lane's number in R6 and R7, and both sides of that call are ours to write. One
    // 64-bit load reads a parameter, since a ruleset does no arithmetic and cannot write {offset}+4 for the second
    // half; the part answers LDG.E.64.CONSTANT, R8 reading 0xb and R9 reading 0x7
    check_form(rules, "launch_open", {},
               "\tMOV \tR238, R4;\n"
               "\tMOV \tR239, R5;\n"
               "\tMOV \tR240, R6;\n"
               "\tMOV \tR241, R7;\n");
    check_form(rules, "launch_load_wide", {"R2", "16"}, "\tLDG.E.64.CONSTANT \tR2, [R238.64+16];\n");
    // the resident's counter. The part's reduction reads what it adds from a register and never out of the
    // instruction: the 1 is moved into R254, this file's scratch word, first
    check_form(rules, "global_add_atomic_word", {"R6"},
               "\tMOV \tR254, 1;\n"
               "\tRED.E.ADD.STRONG.GPU \t[R6.64], R254;\n");
    // no instruction declares a register: how many the lane holds is the ELF's
    check_form(rules, "declare_temporaries", {"12"}, "");
    // PTX's cvta.to.global left no instruction in any listing
    check_form(rules, "cast_global", {"R2"}, "");
    // The part has no integer divide. sass.krs gives both as errors, not as nops: a lane that needs one is refused,
    // where a lane that needs a declaration or a cvta is written without it
    check_refused(rules, "word_div", {"R8", "R0", "R1"});
    check_refused(rules, "wide_div", {"R14", "R12", "R16"});
    // The compiler wrote a word product as one IMAD.WIDE.U32 into an aligned pair, which the core cannot promise
    // because it names the two halves apart. Each half is written on its own instead, and the part was asked both:
    // 0xffffffff squared plus 0xffffffff is 0 carrying 1 in the low word and 0xffffffff in the high
    check_form(rules, "word_mul_low", {"R8", "R0", "R1", "R2"},
               "\tIMAD \tR8, R0, R1, RZ;\n"
               "\tIADD3 \tR8, P6, R8, R2, RZ;\n");
    check_form(rules, "word_mul_high", {"R9", "R0", "R1"},
               "\tIMAD.HI.U32 \tR9, R0, R1, RZ;\n"
               "\tIMAD.X \tR9, RZ, RZ, R9, P6;\n");
    // No question asked for an operation over predicates alone, and PLOP3.LUT is reached only from SHF.L.U32, where
    // it decodes with a register where a predicate belongs. Both go through the words a predicate selects, as
    // constructs over forms the listings did give: an exclusive or takes two scratch registers and an and three
    check_construct(rules, "predicate_bitxor", {"P2", "P0", "P1"},
                    "\tSEL \tR100, RZ, 1, P0;\n"
                    "\tSEL \tR101, RZ, 1, P1;\n"
                    "\tLOP3.LUT \tR100, R100, R101, RZ, 0x3c, !PT;\n"
                    "\tISETP.NE.U32.AND \tP2, PT, R100, RZ, PT;\n");
    check_construct(rules, "predicate_bitand", {"P3", "P0", "P1"},
                    "\tMOV \tR102, 1;\n"
                    "\tSEL \tR103, R102, 0, P0;\n"
                    "\tSEL \tR104, R102, 0, P1;\n"
                    "\tLOP3.LUT \tR103, R103, R104, RZ, 0xc0, !PT;\n"
                    "\tISETP.NE.U32.AND \tP3, PT, R103, RZ, PT;\n");
}

int main(void)
{
    printf("ruleset read test\n");
    read_ruleset(c_target(), "c.krs");
    read_ruleset(ptx_target(), "ptx.krs");
    read_ruleset(vhdl_target(), "vhdl.krs");
    read_ruleset(yosys_script(), "yosys.krs");
    const Ruleset *const sass = read_ruleset(sass_target(), "sass.krs");
    check_sass_registers(sass);
    check_sass_words(sass);
    check_sass_wides(sass);
    check_sass_lane(sass);
    printf("ruleset read test: %u checks, %u failed\n", s_checks, s_failed);
    return (s_failed == 0u) ? 0 : 1;
}
