<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Genetic Logic Lab</title><link>/</link><atom:link href="/index.xml" rel="self" type="application/rss+xml"/><description>Genetic Logic Lab</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Sep 2021 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Genetic Logic Lab</title><link>/</link></image><item><title>A Comparison of Weighted Stochastic Simulation Methods</title><link>/publication/comparison-weighted-stochastic-thomas-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/comparison-weighted-stochastic-thomas-2021/</guid><description/></item><item><title>Comparison of Extrinsic and Intrinsic Noise Model Predictions for Genetic Circuit Failures</title><link>/publication/comparison-extrinsic-intrinsic-fontanarrosa-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/comparison-extrinsic-intrinsic-fontanarrosa-2021/</guid><description/></item><item><title>iBioSim Server: A Tool for Improving the Workflow for Genetic Design and Modeling</title><link>/publication/i-bio-sim-server-tool-stoughton-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/i-bio-sim-server-tool-stoughton-2021/</guid><description/></item><item><title>Quantitative Characterization of Recombinase-Based Digitizer Circuits Enables Predictable Amplification of Biological Signals</title><link>/publication/quantitative-characterization-recombinasebased-kiwimagi-2021/</link><pubDate>Thu, 01 Jul 2021 00:00:00 +0000</pubDate><guid>/publication/quantitative-characterization-recombinasebased-kiwimagi-2021/</guid><description/></item><item><title>SBOLCanvas: A Visual Editor for Genetic Designs</title><link>/publication/sbol-canvas-visual-editor-terry-2021/</link><pubDate>Tue, 01 Jun 2021 00:00:00 +0000</pubDate><guid>/publication/sbol-canvas-visual-editor-terry-2021/</guid><description/></item><item><title>SBOL</title><link>/project/sbol/</link><pubDate>Mon, 07 Sep 2020 10:03:07 -0300</pubDate><guid>/project/sbol/</guid><description/></item><item><title>Genetic Circuit Dynamics: Hazard and Glitch Analysis</title><link>/publication/fontanarrosa-genetic-2020/</link><pubDate>Wed, 05 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-genetic-2020/</guid><description/></item><item><title>Genetic Circuit Hazard Analysis Using STAMINA</title><link>/publication/bucherl-genetic-2020/</link><pubDate>Mon, 03 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/bucherl-genetic-2020/</guid><description/></item><item><title>SBML Level 3: an extensible format for the exchange and reuse of biological models</title><link>/publication/keating-sbml-2020/</link><pubDate>Sat, 01 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/keating-sbml-2020/</guid><description/></item><item><title>Systems Biology Markup Language (SBML) Level 3 Package: Distributions, Version 1, Release 1</title><link>/publication/smith-systems-2020/</link><pubDate>Mon, 20 Jul 2020 00:00:00 +0000</pubDate><guid>/publication/smith-systems-2020/</guid><description/></item><item><title>Specifications of standards in systems and synthetic biology: status and developments in 2020</title><link>/publication/schreiber-specifications-2020/</link><pubDate>Mon, 29 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2020/</guid><description/></item><item><title>The first 10 years of the international coordination network for standards in systems and synthetic biology (COMBINE)</title><link>/publication/waltemath-first-2020/</link><pubDate>Mon, 29 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/waltemath-first-2020/</guid><description/></item><item><title>Synthetic biology open language (SBOL) version 3.0.0</title><link>/publication/baig-synthetic-2020-1/</link><pubDate>Thu, 25 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/baig-synthetic-2020-1/</guid><description/></item><item><title>Synthetic biology open language visual (SBOL visual) version 2.2</title><link>/publication/baig-synthetic-2020/</link><pubDate>Wed, 10 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/baig-synthetic-2020/</guid><description/></item><item><title>Extending SynBioHub’s Functionality with Plugins</title><link>/publication/mante-extending-2020/</link><pubDate>Fri, 15 May 2020 00:00:00 +0000</pubDate><guid>/publication/mante-extending-2020/</guid><description/></item><item><title>The long journey towards standards for engineering biosystems</title><link>/publication/beal-long-2020/</link><pubDate>Wed, 06 May 2020 00:00:00 +0000</pubDate><guid>/publication/beal-long-2020/</guid><description/></item><item><title>SBOL Visual 2 Ontology</title><link>/publication/misirli-sbol-2020/</link><pubDate>Fri, 17 Apr 2020 00:00:00 +0000</pubDate><guid>/publication/misirli-sbol-2020/</guid><description/></item><item><title>The Synthetic Biology Open Language (SBOL) Version 3: Simplified Data Exchange for Bioengineering</title><link>/publication/mclaughlin-synthetic-2020/</link><pubDate>Wed, 01 Jan 2020 00:00:00 +0000</pubDate><guid>/publication/mclaughlin-synthetic-2020/</guid><description/></item><item><title>Asynchronous Genetic Design</title><link>/publication/nguyen-asynchronous-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-asynchronous-2019/</guid><description/></item><item><title>Automated Generation of Dynamic Models for Genetic Regulatory Networks</title><link>/publication/fontanarrosa-automated-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-automated-2019/</guid><description/></item><item><title>Improving Authentication and Authorization on SynBioHub</title><link>/publication/zundel-improving-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/zundel-improving-2019/</guid><description/></item><item><title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title><link>/publication/zhang-sbolexplorer-2019/</link><pubDate>Fri, 18 Oct 2019 00:00:00 +0000</pubDate><guid>/publication/zhang-sbolexplorer-2019/</guid><description/></item><item><title>Communicating Structure and Function in Synthetic Biology Diagrams</title><link>/publication/beal-communicating-2019/</link><pubDate>Fri, 16 Aug 2019 00:00:00 +0000</pubDate><guid>/publication/beal-communicating-2019/</guid><description/></item><item><title>A Computational Workflow for the Automated Generation of Models of Genetic Designs</title><link>/publication/misirli-computational-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/misirli-computational-2019/</guid><description/></item><item><title>iBioSim 3: A Tool for Model-Based Genetic Circuit Design</title><link>/publication/watanabe-ibiosim-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/watanabe-ibiosim-2019/</guid><description/></item><item><title>pySBOL: A Python Package for Genetic Design Automation and Standardization</title><link>/publication/bartley-pysbol-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/bartley-pysbol-2019/</guid><description/></item><item><title>SBOL-OWL: An Ontological Approach for Formal and Semantic Representation of Synthetic Biology Information</title><link>/publication/misirli-sbol-owl-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/misirli-sbol-owl-2019/</guid><description/></item><item><title>Specifying Combinatorial Designs with the Synthetic Biology Open Language (SBOL)</title><link>/publication/roehner-specifying-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/roehner-specifying-2019/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2019</title><link>/publication/schreiber-specifications-2019/</link><pubDate>Sat, 13 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2019/</guid><description/></item><item><title>Analyzing genetic circuits for hazards and glitches</title><link>/publication/fontanarrosa-analyzing-2019/</link><pubDate>Mon, 08 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-analyzing-2019/</guid><description/></item><item><title>Stochastic Analysis of an Genetic Sensor</title><link>/publication/mante-stochastic-2019/</link><pubDate>Mon, 08 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/mante-stochastic-2019/</guid><description/></item><item><title>Design of Asynchronous Genetic Circuits</title><link>/publication/nguyen-design-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2019/</guid><description/></item><item><title>STAMINA: STochastic Approximate Model-Checker for INfinite-State Analysis</title><link>/publication/neupane-stamina-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/neupane-stamina-2019/</guid><description/></item><item><title>The Systems Biology Markup Language (SBML): Language Specification for Level 3 Version 2 Core Release 2</title><link>/publication/hucka-systems-2019/</link><pubDate>Thu, 20 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/hucka-systems-2019/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.3</title><link>/publication/madsen-synthetic-2019/</link><pubDate>Thu, 13 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/madsen-synthetic-2019/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.1</title><link>/publication/madsen-synthetic-2019-1/</link><pubDate>Thu, 13 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/madsen-synthetic-2019-1/</guid><description/></item><item><title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title><link>/publication/zhang-sbolexplorer-2019-1/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/zhang-sbolexplorer-2019-1/</guid><description/></item><item><title>Scalable and Reproducible Modeling and Simulation for Heterogeneous Populations</title><link>/publication/watanabe-scalable-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/watanabe-scalable-2019/</guid><description/></item><item><title>Software Compliance Testing for Workflows Using the Synthetic Biology Open Language</title><link>/publication/samineni-software-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/samineni-software-2019/</guid><description/></item><item><title>Harmonizing semantic annotations for computational models in biology</title><link>/publication/neal-harmonizing-2019/</link><pubDate>Mon, 25 Mar 2019 00:00:00 +0000</pubDate><guid>/publication/neal-harmonizing-2019/</guid><description/></item><item><title>sboljs: Bringing the Synthetic Biology Open Language to the Web Browser</title><link>/publication/mclaughlin-sboljs-2019/</link><pubDate>Fri, 18 Jan 2019 00:00:00 +0000</pubDate><guid>/publication/mclaughlin-sboljs-2019/</guid><description/></item><item><title>Approximation techniques for stochastic analysis of biological systems</title><link>/publication/lio-approximation-2019/</link><pubDate>Tue, 01 Jan 2019 00:00:00 +0000</pubDate><guid>/publication/lio-approximation-2019/</guid><description/></item><item><title>An improved model generation method using Cello’s optimized parameters</title><link>/publication/fontanarrosa-improved-2018/</link><pubDate>Mon, 08 Oct 2018 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-improved-2018/</guid><description/></item><item><title>Toward reproducible disease models using the Systems Biology Markup Language:</title><link>/publication/watanabe-toward-2018/</link><pubDate>Thu, 06 Sep 2018 00:00:00 +0000</pubDate><guid>/publication/watanabe-toward-2018/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.2.0</title><link>/publication/cox-synthetic-2018-1/</link><pubDate>Mon, 02 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/cox-synthetic-2018-1/</guid><description/></item><item><title>SBOLDesigner: A Hierarchical Genetic Design Editor</title><link>/publication/zhang-sboldesigner-2018/</link><pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/zhang-sboldesigner-2018/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2017</title><link>/publication/schreiber-specifications-2018/</link><pubDate>Thu, 29 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2018/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.0</title><link>/publication/cox-synthetic-2018/</link><pubDate>Mon, 19 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/cox-synthetic-2018/</guid><description/></item><item><title>The Systems Biology Markup Language (SBML): Language Specification for Level 3 Version 2 Core</title><link>/publication/hucka-systems-2018/</link><pubDate>Fri, 09 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/hucka-systems-2018/</guid><description/></item><item><title>SynBioHub: A Standards-Enabled Design Repository for Synthetic Biology</title><link>/publication/mclaughlin-synbiohub-2018/</link><pubDate>Fri, 16 Feb 2018 00:00:00 +0000</pubDate><guid>/publication/mclaughlin-synbiohub-2018/</guid><description/></item><item><title>A brief history of COMBINE</title><link>/publication/myers-brief-2017/</link><pubDate>Fri, 01 Dec 2017 00:00:00 +0000</pubDate><guid>/publication/myers-brief-2017/</guid><description/></item><item><title>Software Compliance Testing for the Synthetic Biology Open Language</title><link>/publication/samineni-software-2017/</link><pubDate>Tue, 01 Aug 2017 00:00:00 +0000</pubDate><guid>/publication/samineni-software-2017/</guid><description/></item><item><title>A Validator and Converter for the Synthetic Biology Open Language</title><link>/publication/zundel-validator-2017/</link><pubDate>Fri, 21 Jul 2017 00:00:00 +0000</pubDate><guid>/publication/zundel-validator-2017/</guid><description/></item><item><title>SBOLDesigner 2: An Intuitive Tool for Structural Genetic Design</title><link>/publication/zhang-sboldesigner-2017/</link><pubDate>Fri, 21 Jul 2017 00:00:00 +0000</pubDate><guid>/publication/zhang-sboldesigner-2017/</guid><description/></item><item><title>Model Discovery for Analog/Mixed-Signal Circuits</title><link>/publication/dubikhin-model-2017/</link><pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-model-2017/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>SBOLme: a Repository of SBOL Parts for Metabolic Engineering</title><link>/publication/kuwahara-sbolme-2017/</link><pubDate>Fri, 21 Apr 2017 00:00:00 +0000</pubDate><guid>/publication/kuwahara-sbolme-2017/</guid><description/></item><item><title>A standard-enabled workflow for synthetic biology</title><link>/publication/myers-standard-enabled-2017/</link><pubDate>Sun, 01 Jan 2017 00:00:00 +0000</pubDate><guid>/publication/myers-standard-enabled-2017/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2016</title><link>/publication/schreiber-specifications-2016/</link><pubDate>Sun, 18 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2016/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.1.0</title><link>/publication/beal-synthetic-2016/</link><pubDate>Sun, 18 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/beal-synthetic-2016/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/dubikhin-design-2016/</guid><description/></item><item><title>Toward Community Standards and Software for Whole-Cell Modeling</title><link>/publication/waltemath-toward-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/waltemath-toward-2016/</guid><description/></item><item><title>Efficient Analysis of Systems Biology Markup Language Models of Cellular Populations Using Arrays</title><link>/publication/watanabe-efficient-2016/</link><pubDate>Fri, 19 Aug 2016 00:00:00 +0000</pubDate><guid>/publication/watanabe-efficient-2016/</guid><description/></item><item><title>A Converter from the Systems Biology Markup Language to the Synthetic Biology Open Language</title><link>/publication/nguyen-converter-2016/</link><pubDate>Fri, 17 Jun 2016 00:00:00 +0000</pubDate><guid>/publication/nguyen-converter-2016/</guid><description/></item><item><title>Sharing Structure and Function in Biological Design with SBOL 2.0</title><link>/publication/roehner-sharing-2016/</link><pubDate>Fri, 17 Jun 2016 00:00:00 +0000</pubDate><guid>/publication/roehner-sharing-2016/</guid><description/></item><item><title>Verification methodologies for fault-tolerant network-on-chip systems</title><link>/publication/zhang-verification-2016/</link><pubDate>Sun, 01 May 2016 00:00:00 +0000</pubDate><guid>/publication/zhang-verification-2016/</guid><description/></item><item><title>Engineering Genetic Circuits</title><link>/publication/myers-engineering-2016/</link><pubDate>Tue, 19 Apr 2016 00:00:00 +0000</pubDate><guid>/publication/myers-engineering-2016/</guid><description/></item><item><title>An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis</title><link>/publication/zhang-improved-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/zhang-improved-2016/</guid><description/></item><item><title>Introduction to the Special Issue on Computational Synthetic Biology</title><link>/publication/myers-introduction-2015/</link><pubDate>Wed, 30 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/myers-introduction-2015/</guid><description/></item><item><title>Stochastic Model Checking of Genetic Circuits</title><link>/publication/madsen-stochastic-2015/</link><pubDate>Wed, 30 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/madsen-stochastic-2015/</guid><description/></item><item><title>SBOL Visual: A Graphical Language for Genetic Designs</title><link>/publication/quinn-sbol-2015/</link><pubDate>Thu, 03 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/quinn-sbol-2015/</guid><description/></item><item><title>libSBOLj 2.0: A Java Library to Support SBOL 2.0</title><link>/publication/zhang-libsbolj-2015/</link><pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/zhang-libsbolj-2015/</guid><description/></item><item><title>JSBML 1.0: providing a smorgasbord of options to encode systems biology models</title><link>/publication/rodriguez-jsbml-2015/</link><pubDate>Thu, 15 Oct 2015 00:00:00 +0000</pubDate><guid>/publication/rodriguez-jsbml-2015/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.0.0</title><link>/publication/bartley-synthetic-2015/</link><pubDate>Fri, 04 Sep 2015 00:00:00 +0000</pubDate><guid>/publication/bartley-synthetic-2015/</guid><description/></item><item><title>Systems Biology Markup Language (SBML) Level 2 Version 5: Structures and Facilities for Model Definitions</title><link>/publication/hucka-systems-2015/</link><pubDate>Fri, 04 Sep 2015 00:00:00 +0000</pubDate><guid>/publication/hucka-systems-2015/</guid><description/></item><item><title>Generating Systems Biology Markup Language Models from the Synthetic Biology Open Language</title><link>/publication/roehner-generating-2015/</link><pubDate>Fri, 21 Aug 2015 00:00:00 +0000</pubDate><guid>/publication/roehner-generating-2015/</guid><description/></item><item><title>Efficient, Sound Formal Verification for Analog/Mixed-Signal Circuits</title><link>/publication/fisher-efficient-2015/</link><pubDate>Sat, 01 Aug 2015 00:00:00 +0000</pubDate><guid>/publication/fisher-efficient-2015/</guid><description/></item><item><title>Compositional Model Checking of Concurrent Systems</title><link>/publication/zheng-compositional-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2015/</guid><description/></item><item><title>SBML Level 3 package: Hierarchical Model Composition, Version 1 Release 3</title><link>/publication/smith-sbml-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/smith-sbml-2015/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology</title><link>/publication/schreiber-specifications-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2015/</guid><description/></item><item><title>Reachability Analysis Using Extremal Rates</title><link>/publication/fisher-reachability-2015/</link><pubDate>Wed, 01 Apr 2015 00:00:00 +0000</pubDate><guid>/publication/fisher-reachability-2015/</guid><description/></item><item><title>Proposed Data Model for the Next Version of the Synthetic Biology Open Language</title><link>/publication/roehner-proposed-2015/</link><pubDate>Fri, 16 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/roehner-proposed-2015/</guid><description/></item><item><title>A new assertion property language for analog/mixed-signal circuits</title><link>/publication/louerat-new-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/louerat-new-2015/</guid><description/></item><item><title>Computational Synthetic Biology: Progress and the Road Ahead</title><link>/publication/myers-computational-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/myers-computational-2015/</guid><description/></item><item><title>Efficient Analysis Methods in Synthetic Biology</title><link>/publication/marchisio-efficient-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/marchisio-efficient-2015/</guid><description/></item><item><title>Promoting Coordinated Development of Community-Based Information Standards for Modeling in Biology: The COMBINE Initiative</title><link>/publication/hucka-promoting-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/hucka-promoting-2015/</guid><description/></item><item><title>The Synthetic Biology Open Language</title><link>/publication/marchisio-synthetic-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/marchisio-synthetic-2015/</guid><description/></item><item><title>Technology mapping of genetic circuit designs</title><link>/publication/roehner-technology-2014/</link><pubDate>Mon, 01 Dec 2014 00:00:00 +0000</pubDate><guid>/publication/roehner-technology-2014/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/zhang-formal-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/zhang-formal-2014/</guid><description/></item><item><title>Directed Acyclic Graph-Based Technology Mapping of Genetic Circuit Models</title><link>/publication/roehner-directed-2014/</link><pubDate>Fri, 15 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/roehner-directed-2014/</guid><description/></item><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>The Synthetic Biology Open Language (SBOL) provides a community standard for communicating designs in synthetic biology</title><link>/publication/galdzicki-synthetic-2014/</link><pubDate>Sun, 01 Jun 2014 00:00:00 +0000</pubDate><guid>/publication/galdzicki-synthetic-2014/</guid><description/></item><item><title>Hierarchical Stochastic Simulation of Genetic Circuits</title><link>/publication/watanabe-hierarchical-2014-2/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/watanabe-hierarchical-2014-2/</guid><description/></item><item><title>QDI logic for signaling data validity in bundled-data design: a kogge-stone case study</title><link>/publication/butzke-qdi-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/butzke-qdi-2014/</guid><description/></item><item><title>Hierarchical stochastic simulation of genetic circuits</title><link>/publication/watanabe-hierarchical-2014-1/</link><pubDate>Sun, 13 Apr 2014 00:00:00 +0000</pubDate><guid>/publication/watanabe-hierarchical-2014-1/</guid><description/></item><item><title>Meeting report from the fourth meeting of the Computational Modeling in Biology Network (COMBINE)</title><link>/publication/waltemath-meeting-2014/</link><pubDate>Sat, 15 Mar 2014 00:00:00 +0000</pubDate><guid>/publication/waltemath-meeting-2014/</guid><description/></item><item><title>A Methodology to Annotate Systems Biology Markup Language Models with the Synthetic Biology Open Language</title><link>/publication/roehner-methodology-2014/</link><pubDate>Fri, 21 Feb 2014 00:00:00 +0000</pubDate><guid>/publication/roehner-methodology-2014/</guid><description/></item><item><title>Hierarchical Stochastic Simulation Algorithm for SBML Models of Genetic Circuits</title><link>/publication/watanabe-hierarchical-2014/</link><pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate><guid>/publication/watanabe-hierarchical-2014/</guid><description/></item><item><title>Platforms for Genetic Design Automation</title><link>/publication/myers-platforms-2013/</link><pubDate>Fri, 01 Nov 2013 00:00:00 +0000</pubDate><guid>/publication/myers-platforms-2013/</guid><description/></item><item><title>A new assertion property language for analog/mixed-signal circuits</title><link>/publication/kulkarni-new-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/kulkarni-new-2013/</guid><description/></item><item><title>Asynchronous Circuit Design (in Chinese)</title><link>/publication/myers-asynchronous-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2013/</guid><description/></item><item><title>Improved Model Generation and Property Specification for Analog/Mixed-Signal Circuits</title><link>/publication/kulkarni-improved-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/kulkarni-improved-2013/</guid><description/></item><item><title>Stochastic Analysis of Synthetic Genetic Circuits</title><link>/publication/madsen-stochastic-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/madsen-stochastic-2013/</guid><description/></item><item><title>Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis</title><link>/publication/lin-verification-2013/</link><pubDate>Wed, 29 May 2013 00:00:00 +0000</pubDate><guid>/publication/lin-verification-2013/</guid><description/></item><item><title>Dynamic Modeling of Cellular Populations within iBioSim</title><link>/publication/stevens-dynamic-2013/</link><pubDate>Fri, 17 May 2013 00:00:00 +0000</pubDate><guid>/publication/stevens-dynamic-2013/</guid><description/></item><item><title>Modeling and design automation of biological circuits and systems</title><link>/publication/miskov-zivanov-modeling-2012/</link><pubDate>Mon, 05 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/miskov-zivanov-modeling-2012/</guid><description/></item><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/zhang-improvement-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/zhang-improvement-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/zheng-compositional-2012/</link><pubDate>Sun, 01 Jul 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2012/</guid><description/></item><item><title>Design and Test of Genetic Circuits Using tt iBioSim</title><link>/publication/madsen-design-2012/</link><pubDate>Fri, 01 Jun 2012 00:00:00 +0000</pubDate><guid>/publication/madsen-design-2012/</guid><description/></item><item><title>Utilizing stochastic model checking to analyze genetic circuits</title><link>/publication/madsen-utilizing-2012/</link><pubDate>Tue, 01 May 2012 00:00:00 +0000</pubDate><guid>/publication/madsen-utilizing-2012/</guid><description/></item><item><title>A Fault-Tolerant Routing Algorithm for a Network-on-Chip Using a Link Fault Model</title><link>/publication/wu-fault-tolerant-2011/</link><pubDate>Tue, 01 Nov 2011 00:00:00 +0000</pubDate><guid>/publication/wu-fault-tolerant-2011/</guid><description/></item><item><title>Erlang-delayed stochastic chemical kinetic formalism for efficient analysis of biological systems with non-elementary reaction effects</title><link>/publication/kuwahara-erlang-delayed-2011/</link><pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate><guid>/publication/kuwahara-erlang-delayed-2011/</guid><description/></item><item><title>Automated Abstraction of Labeled Petri Nets</title><link>/publication/jones-automated-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/jones-automated-2011/</guid><description/></item><item><title>Modeling and Visualization of Synthetic Genetic Circuits</title><link>/publication/patterson-modeling-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/patterson-modeling-2011/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/barker-learning-2011/</link><pubDate>Sat, 01 Jan 2011 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2011/</guid><description/></item><item><title>Automatic Extraction of Behavioral Models from Simulations of Analog/Mixed-Signal (AMS) Circuits</title><link>/publication/batchu-automatic-2010/</link><pubDate>Wed, 01 Dec 2010 00:00:00 +0000</pubDate><guid>/publication/batchu-automatic-2010/</guid><description/></item><item><title>Effecient Stochastic Simulation to Analyze Targeted Properties of Biological Systems</title><link>/publication/kuwahara-effecient-2010/</link><pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate><guid>/publication/kuwahara-effecient-2010/</guid><description/></item><item><title>Stochastic Control</title><link>/publication/myers-stochastic-2010/</link><pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate><guid>/publication/myers-stochastic-2010/</guid><description/></item><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>Design and analysis of a robust genetic Muller C-element</title><link>/publication/nguyen-design-2010/</link><pubDate>Fri, 21 May 2010 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2010/</guid><description/></item><item><title>iSSA: An incremental stochastic simulation algorithm for genetic circuits</title><link>/publication/winstead-issa-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/winstead-issa-2010/</guid><description/></item><item><title>Automatic abstraction for verification of cyber-physical systems</title><link>/publication/thacker-automatic-2010/</link><pubDate>Tue, 13 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/thacker-automatic-2010/</guid><description/></item><item><title>Analog/mixed-signal circuit verification using models generated from simulation traces</title><link>/publication/little-analogmixed-signal-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2010/</guid><description/></item><item><title>Temperature Control of Fimbriation Circuit Switch in Uropathogenic Escherichia coli: Quantitative Analysis via Automated Model Abstraction</title><link>/publication/kuwahara-temperature-2010/</link><pubDate>Fri, 26 Mar 2010 00:00:00 +0000</pubDate><guid>/publication/kuwahara-temperature-2010/</guid><description/></item><item><title>Abstraction Methods for Analysis of Gene Regulatory Networks</title><link>/publication/kuwahara-abstraction-2010/</link><pubDate>Fri, 01 Jan 2010 00:00:00 +0000</pubDate><guid>/publication/kuwahara-abstraction-2010/</guid><description/></item><item><title>A New Verification Method For Embedded Systems</title><link>/publication/thacker-new-2009-1/</link><pubDate>Tue, 01 Dec 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009-1/</guid><description/></item><item><title>Genetic design automation</title><link>/publication/myers-genetic-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/myers-genetic-2009/</guid><description/></item><item><title>iBioSim: a tool for the analysis and design of genetic circuits</title><link>/publication/myers-ibiosim-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/myers-ibiosim-2009/</guid><description/></item><item><title>A new verification method for embedded systems</title><link>/publication/thacker-new-2009/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009/</guid><description/></item><item><title>Representing Genetic Networks as Labeled Hybrid Petri Nets for State Space Exploration and Markov Chain Analysis</title><link>/publication/madsen-representing-2009/</link><pubDate>Mon, 01 Jun 2009 00:00:00 +0000</pubDate><guid>/publication/madsen-representing-2009/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation</title><link>/publication/hamada-behavioral-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/hamada-behavioral-2009/</guid><description/></item><item><title>Efficient Modeling and Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-efficient-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/little-efficient-2008/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Production-passage-time approximation: a new approximation method to accelerate the simulation process of enzymatic reactions</title><link>/publication/kuwahara-production-passage-time-2008/</link><pubDate>Mon, 01 Sep 2008 00:00:00 +0000</pubDate><guid>/publication/kuwahara-production-passage-time-2008/</guid><description/></item><item><title>Design and Analysis of Genetic Circuits</title><link>/publication/nguyen-design-2008/</link><pubDate>Fri, 01 Aug 2008 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2008/</guid><description/></item><item><title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title><link>/publication/little-abstract-2008/</link><pubDate>Tue, 01 Jul 2008 00:00:00 +0000</pubDate><guid>/publication/little-abstract-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Synthesis of Genetic Circuits from Graphical Specifications</title><link>/publication/nguyen-synthesis-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/nguyen-synthesis-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/little-application-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/little-application-2007/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/barker-learning-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2007/</guid><description/></item><item><title>Model Abstraction and Temporal Behavior Analysis of Genetic Regulatory Networks</title><link>/publication/kuwahara-model-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/kuwahara-model-2007/</guid><description/></item><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/saito-scheduling-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2007/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/little-analogmixed-signal-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/walter-bounded-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/walter-bounded-2007/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2007/</link><pubDate>Wed, 01 Aug 2007 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2007/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/beal-hazard-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title><link>/publication/kuwahara-production-passage-time-2007/</link><pubDate>Sun, 01 Apr 2007 00:00:00 +0000</pubDate><guid>/publication/kuwahara-production-passage-time-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>/publication/nguyen-design-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/saito-ilp-based-2006/</guid><description/></item><item><title>Abstracted stochastic analysis of type 1 pili expression in E. coli</title><link>/publication/kuwahara-abstracted-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/kuwahara-abstracted-2006/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>/publication/myers-case-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006/</guid><description/></item><item><title>The case for analog circuit verification</title><link>/publication/myers-case-2006-1/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006-1/</guid><description/></item><item><title>Learning genetic regulatory network connectivity from time series data</title><link>/publication/barker-learning-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2006/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Automated Abstraction Methodology for Genetic Regulatory Networks</title><link>/publication/hutchison-automated-2006/</link><pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate><guid>/publication/hutchison-automated-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/kitai-failure-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/kitai-failure-2005/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/saito-scheduling-2005-1/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005-1/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2005/</guid><description/></item><item><title>A scheduling method for asynchronous bundled-data implementations</title><link>/publication/saito-scheduling-2005/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005/</guid><description/></item><item><title>Asynchronous abstraction methodology for genetic regulatory networks</title><link>/publication/kuwahara-asynchronous-2005/</link><pubDate>Fri, 01 Apr 2005 00:00:00 +0000</pubDate><guid>/publication/kuwahara-asynchronous-2005/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Application of Synchronous Synthesis Tools for High-Level Asynchronous Design</title><link>/publication/yanyi-application-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/yanyi-application-2004/</guid><description/></item><item><title>Technology Mapping of Timed Asynchronous Circuits</title><link>/publication/nelson-technology-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/nelson-technology-2004/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/little-verification-2004/</guid><description/></item><item><title>Interlocked Synchronous Pipelines</title><link>/publication/jacobson-interlocked-2004/</link><pubDate>Sat, 01 May 2004 00:00:00 +0000</pubDate><guid>/publication/jacobson-interlocked-2004/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>CMOS analog MAP decoder for (8,4) Hamming code</title><link>/publication/winstead-cmos-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/winstead-cmos-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Verification of timed circuits with failure directed abstractions</title><link>/publication/zheng-verification-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/zheng-verification-2003/</guid><description/></item><item><title>Asynchronous Circuit Design (in Japanese)</title><link>/publication/myers-asynchronous-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2003/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Verifying synchronization strategies</title><link>/publication/myers-verifying-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-verifying-2003/</guid><description/></item><item><title>A Comparison of Timed State Space Analysis Methods</title><link>/publication/little-comparison-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/little-comparison-2003/</guid><description/></item><item><title>Design of an Asynchronous Ditherer for an MPEG Decoder</title><link>/publication/zhao-design-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/zhao-design-2003/</guid><description/></item><item><title>Complete State Coding of Timed Asynchronous Circuits</title><link>/publication/krieger-complete-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/krieger-complete-2002/</guid><description/></item><item><title>Correctness and Reduction in Timed Circuit Analysis</title><link>/publication/mercer-correctness-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-correctness-2002/</guid><description/></item><item><title>Design Methodology for Analog VLSI Implementations of Error Control Decoders</title><link>/publication/dai-design-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/dai-design-2002/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/yoneda-modular-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-modular-2002/</guid><description/></item><item><title>Efficient algorithms for exact two-level hazard-free logic minimization</title><link>/publication/jacobson-efficient-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-efficient-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2002/</link><pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2002/</guid><description/></item><item><title>Protocol Selection, Implementation, and Analysis for Asynchronous Circuits</title><link>/publication/peskin-protocol-2002/</link><pubDate>Thu, 01 Aug 2002 00:00:00 +0000</pubDate><guid>/publication/peskin-protocol-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item><item><title>Analog decoding of product codes</title><link>/publication/winstead-analog-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2002/</guid><description/></item><item><title>Analysis and Characterization of a Locally-Clocked Module</title><link>/publication/killpack-analysis-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/killpack-analysis-2002/</guid><description/></item><item><title>Cell library for automatic synthesis of analog error control decoders</title><link>/publication/jie-dai-cell-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/jie-dai-cell-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2002/</guid><description/></item><item><title>Synchronous interlocked pipelines</title><link>/publication/jacobson-synchronous-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-synchronous-2002/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2001/</guid><description/></item><item><title>Improved POSET timing analysis in timed Petri nets</title><link>/publication/mercer-improved-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-improved-2001/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2001/</guid><description/></item><item><title>Modular Synthesis and Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/zheng-modular-2001/</link><pubDate>Wed, 01 Aug 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-modular-2001/</guid><description/></item><item><title>Asynchronous Circuit Design</title><link>/publication/myers-asynchronous-2001/</link><pubDate>Mon, 23 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/zheng-automatic-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001/</guid><description/></item><item><title>2001 Conference on Advanced Research in VLSI</title><link>/publication/brunvand-2001-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/brunvand-2001-2001/</guid><description/></item><item><title>A standard-cell self-timed multiplier for energy and area critical synchronous systems</title><link>/publication/killpack-standard-cell-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/killpack-standard-cell-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001-1/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001-1/</guid><description/></item><item><title>Efficient exact two-level hazard-free logic minimization</title><link>/publication/myers-efficient-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/myers-efficient-2001/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuits: a new paradigm for high-speed design</title><link>/publication/myers-timed-2001/</link><pubDate>Tue, 30 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/myers-timed-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/zheng-automatic-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2000/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/jacobson-achieving-2000/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2000/</guid><description/></item><item><title>Apparatus and Method for Parallel Processing and Self-Timed Serial Marking of Variable Length Instructions</title><link>/publication/ginosar-apparatus-1999/</link><pubDate>Tue, 02 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-apparatus-1999/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Architectural synthesis of timed asynchronous systems</title><link>/publication/bachman-architectural-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-1999/</guid><description/></item><item><title>Apparatus and method for self-timed marking of variable length instructions having length-affecting prefix bytes</title><link>/publication/ginosar-apparatus-1999-1/</link><pubDate>Tue, 07 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-apparatus-1999-1/</guid><description/></item><item><title>Algorithms for Synthesis and Verification of Timed Circuits and Systems</title><link>/publication/belluomini-algorithms-1999/</link><pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-algorithms-1999/</guid><description/></item><item><title>Efficient self-timed marking of lengthy variable length instructions</title><link>/publication/ginosar-efficient-1999/</link><pubDate>Tue, 24 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-efficient-1999/</guid><description/></item><item><title>Branch instruction handling in a self-timed marking system</title><link>/publication/ginosar-branch-1999/</link><pubDate>Tue, 03 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-branch-1999/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/mercer-stochastic-1999-1/</link><pubDate>Sat, 01 May 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999-1/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item><item><title>Architectural-Level Synthesis of Asynchronous Systems</title><link>/publication/bachman-architectural-level-1998/</link><pubDate>Tue, 01 Dec 1998 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-level-1998/</guid><description/></item><item><title>Implicit Methods for Timed Circuit Synthesis</title><link>/publication/thacker-implicit-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/thacker-implicit-1998/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>/publication/zheng-specification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/zheng-specification-1998/</guid><description/></item><item><title>Verification of timed systems using POSETs</title><link>/publication/belluomini-verification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1998/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/beerel-covering-1998/</guid><description/></item><item><title>Timed Event/Level Structures</title><link>/publication/belluomini-timed-1997/</link><pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-1997/</guid><description/></item><item><title>Synthesis of timed circuits using BDDs</title><link>/publication/thacker-synthesis-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/thacker-synthesis-1997/</guid><description/></item><item><title>An asynchronous implementation of the maxlist algorithm</title><link>/publication/myers-asynchronous-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-1997/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Fate and Fortune in Rural China: Social Structure and Population Behavior in Liaoning</title><link>/publication/lee-fate-1997/</link><pubDate>Wed, 01 Jan 1997 00:00:00 +0000</pubDate><guid>/publication/lee-fate-1997/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/myers-computer-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/myers-computer-1995/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item><item><title>Automatic verification of timed circuits</title><link>/publication/rokicki-automatic-1994/</link><pubDate>Wed, 01 Jun 1994 00:00:00 +0000</pubDate><guid>/publication/rokicki-automatic-1994/</guid><description/></item><item><title>Machine analysis and data coding of the Qing imperial lineage (in Chinese)</title><link>/publication/suemei-machine-1994/</link><pubDate>Sat, 01 Jan 1994 00:00:00 +0000</pubDate><guid>/publication/suemei-machine-1994/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1993/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item><item><title/><link>/courses/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>/courses/</guid><description/></item><item><title/><link>/research/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>/research/</guid><description/></item><item><title>People</title><link>/people-genetic-logic-lab/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>/people-genetic-logic-lab/</guid><description/></item><item><title>Tools</title><link>/tools/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>/tools/</guid><description/></item></channel></rss>