<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip/code_ram_Din_A' to 0." projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:57.411+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip/code_ram_WEN_A' to 0." projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:57.408+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:57.396+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2/code_ram_Din_A' to 0." projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:56.811+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2/code_ram_WEN_A' to 0." projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:56.799+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:&#x9;'load' operation ('w', execute.cpp:175) on array 'data_ram' [438]  (3.25 ns)&#xA;&#x9;'select' operation ('b', execute.cpp:188) [448]  (1.25 ns)&#xA;&#x9;'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)&#xA;&#x9;multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (2.18 ns)&#xA;&#x9;'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (0 ns)&#xA;&#x9;'store' operation ('reg_file_10_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [508]  (1.59 ns)&#xA;&#x9;blocking operation 0.835 ns on control path)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:55.876+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="rv32i_npp_bram_ip" solutionName="solution1" date="2022-07-11T17:35:55.874+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
