* ******************************************************************************

* iCEcube Packer

* Version:            2016.02.27810

* Build Date:         Jan 29 2016 01:44:18

* File Generated:     Aug 24 2016 00:01:43

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer  /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev  /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la  --package  TQ144  --outdir  /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer  --translator  /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc  --dst_sdc_file  /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: la
Used Logic Cell: 1042/1280
Used Logic Tile: 158/160
Used IO Cell:    22/112
Used Bram Cell For iCE40: 2/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: xtalClock_c
Clock Source: xtalClock 
Clock Driver: xtalClock_pad (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 654
Fanout to Tile: 153


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   5 2 0 6 7 3 7 8 8 0 4 0   
15|   8 5 0 8 8 8 8 4 8 0 6 0   
14|   5 7 0 7 7 4 7 7 8 0 5 2   
13|   8 8 0 6 7 7 8 5 6 0 6 8   
12|   2 5 0 6 7 6 7 8 7 0 8 8   
11|   8 5 0 8 8 8 6 7 8 0 6 8   
10|   1 4 0 5 8 8 8 5 5 0 7 3   
 9|   3 5 0 8 7 7 7 8 8 0 7 1   
 8|   1 8 0 6 7 8 7 8 7 0 8 8   
 7|   8 7 0 7 6 8 8 8 8 0 8 5   
 6|   8 8 0 8 8 8 7 8 8 0 7 8   
 5|   3 8 0 8 8 5 8 7 8 0 8 8   
 4|   8 8 0 8 8 8 8 8 8 0 8 5   
 3|   8 8 0 8 8 8 5 8 8 0 8 8   
 2|   1 8 0 8 8 8 5 8 8 0 6 1   
 1|   1 1 0 8 8 8 1 8 8 0 1 1   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.59

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     5  2  0 14  7  3  7 11 16  0 15  0    
15|    16 18  0 25 15 20 12 15 16  0 13  0    
14|    11 17  0 10 11  6 15 21 16  0 20  4    
13|    23 16  0 16 15 19 21 20 20  0 20 16    
12|     4 18  0 12  9  8 21 19  9  0 20 16    
11|    16 16  0 12 15 11 22 22 18  0 20 11    
10|     1 15  0 11 16 21 17 19 20  0 15  8    
 9|     4 14  0 11 21 21 21 18 18  0 17  3    
 8|     2 17  0 20 21 20 21 20 17  0 22 19    
 7|    11 18  0 16 16 20 21 20  9  0 20 20    
 6|    12 17  0  7 16 16 21 19 16  0 22 25    
 5|     3 15  0  9 14  7 11 17 22  0 25 26    
 4|    16 17  0 13 20 25 18 22 21  0 26 20    
 3|    17 17  0  8  8 26 20 25 16  0 18 21    
 2|     2 12  0 12 14 15 20 26 18  0 14  1    
 1|     1  2  0 13 13 16  1 15 13  0  1  1    
 0|                                           

Maximum number of input nets per logic tile: 26
Average number of input nets per logic tile: 15.13

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     7  3  0 16  7  3  7 25 16  0 15  0    
15|    16 18  0 25 22 26 14 16 16  0 15  0    
14|    15 17  0 10 11  6 18 28 16  0 20  4    
13|    23 16  0 18 18 22 29 20 24  0 22 16    
12|     4 18  0 16  9  8 23 24  9  0 27 16    
11|    16 17  0 20 20 25 22 26 24  0 22 27    
10|     1 15  0 15 20 25 24 20 20  0 25  9    
 9|     6 15  0 25 28 28 22 25 26  0 20  3    
 8|     2 24  0 24 28 23 23 28 21  0 24 25    
 7|    24 22  0 20 20 22 26 24 11  0 24 20    
 6|    25 30  0 30 28 26 23 24 22  0 24 32    
 5|     8 23  0 27 18  7 25 21 24  0 32 32    
 4|    30 24  0 23 25 32 25 25 24  0 32 20    
 3|    24 25  0 30 23 32 20 32 28  0 28 27    
 2|     2 31  0 26 28 25 20 32 28  0 19  1    
 1|     1  2  0 27 27 16  1 24 26  0  1  1    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 19.92

***** Run Time Info *****
Run Time:  1
