// Seed: 3035619217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    output logic id_7,
    input uwire id_8,
    input tri0 id_9
);
  assign id_7 = id_8 - id_0;
  assign id_1 = id_0 - id_3;
  wire id_11;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  always id_7 <= -1;
endmodule
