INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:34:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 buffer14/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 1.440ns (19.889%)  route 5.800ns (80.111%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1792, unset)         0.508     0.508    buffer14/control/clk
    SLICE_X16Y137        FDRE                                         r  buffer14/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer14/control/fullReg_reg/Q
                         net (fo=47, routed)          0.922     1.684    buffer14/control/fullReg_reg_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.727 r  buffer14/control/r_loadAddr[0]_INST_0_i_1/O
                         net (fo=13, routed)          0.424     2.150    buffer14/control/dataReg_reg[0]
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.043     2.193 f  buffer14/control/out0_valid_INST_0_i_1/O
                         net (fo=8, routed)           0.413     2.607    buffer29/fifo/Memory_reg[0][0]_0
    SLICE_X16Y136        LUT3 (Prop_lut3_I0_O)        0.050     2.657 f  buffer29/fifo/memEnd_valid_i_3/O
                         net (fo=7, routed)           0.341     2.998    control_merge0/tehb/control/transmitValue_reg_2
    SLICE_X17Y135        LUT6 (Prop_lut6_I1_O)        0.127     3.125 f  control_merge0/tehb/control/fullReg_i_3__3/O
                         net (fo=9, routed)           0.424     3.549    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_1
    SLICE_X10Y134        LUT5 (Prop_lut5_I4_O)        0.043     3.592 r  control_merge0/fork_valid/generateBlocks[0].regblock/Full_i_2__0/O
                         net (fo=5, routed)           0.277     3.869    fork4/control/generateBlocks[1].regblock/Empty_reg_2
    SLICE_X10Y137        LUT4 (Prop_lut4_I3_O)        0.043     3.912 r  fork4/control/generateBlocks[1].regblock/p_loadEn_INST_0_i_3/O
                         net (fo=3, routed)           0.359     4.271    fork4/control/generateBlocks[1].regblock/Empty_reg_1
    SLICE_X10Y137        LUT3 (Prop_lut3_I1_O)        0.048     4.319 f  fork4/control/generateBlocks[1].regblock/p_loadEn_INST_0_i_1/O
                         net (fo=23, routed)          0.655     4.974    fork4/control/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X8Y148         LUT2 (Prop_lut2_I0_O)        0.132     5.106 f  fork4/control/generateBlocks[1].regblock/ldq_addr_3_q[4]_i_4/O
                         net (fo=13, routed)          0.624     5.730    buffer9/fifo/Full_reg_2
    SLICE_X4Y157         LUT3 (Prop_lut3_I2_O)        0.053     5.783 r  buffer9/fifo/ldq_addr_valid_3_q_i_2/O
                         net (fo=19, routed)          0.299     6.082    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/load2_addrOut_valid
    SLICE_X7Y159         LUT3 (Prop_lut3_I2_O)        0.131     6.213 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_2/O
                         net (fo=1, routed)           0.267     6.480    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_2_n_0
    SLICE_X6Y159         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     6.676 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.676    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.823 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[3]
                         net (fo=2, routed)           0.417     7.240    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_4
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.130     7.370 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/ldq_addr_2_q[4]_i_1__0/O
                         net (fo=5, routed)           0.379     7.748    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_2
    SLICE_X4Y164         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1792, unset)         0.483    12.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X4Y164         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X4Y164         FDRE (Setup_fdre_C_CE)      -0.282    12.365    lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  4.617    




