0.6
2017.2
Jun 15 2017
18:52:51
E:/vivado_hardware_design/xadc_triger/xadc_triger.sim/sim_1/impl/func/adc_trig_testbench_func_impl.v,1500469753,verilog,,,,adc_triger;glbl,,,,,,,,
E:/vivado_hardware_design/xadc_triger/xadc_triger.srcs/sim_1/new/testbench.v,1500463996,verilog,,,,adc_trig_testbench,,,,,,,,
