vhdtdtfi -lib work wave_generator.vhd -prj fpga-synth -o generator.spl -module generator -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w generator.spl /home/ise/Shared/UCISW2/fpga-synth/generator.sym 
vhdtdtfi -lib work wave_generator.vhd -prj fpga-synth -o generator.spl -module generator -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w generator.spl /home/ise/Shared/UCISW2/fpga-synth/generator.sym 
vhdtdtfi -lib work wave_generator.vhd -prj fpga-synth -o generator.spl -module generator -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w generator.spl /home/ise/Shared/UCISW2/fpga-synth/generator.sym 
