
---------- Begin Simulation Statistics ----------
final_tick                               272324671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698264                       # Number of bytes of host memory used
host_op_rate                                   153522                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2298.46                       # Real time elapsed on the host
host_tick_rate                              118481229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   193699288                       # Number of instructions simulated
sim_ops                                     352865325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.272325                       # Number of seconds simulated
sim_ticks                                272324671500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1191                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1193                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   193699288                       # Number of instructions committed
system.cpu.committedOps                     352865325                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.811829                       # CPI: cycles per instruction
system.cpu.discardedOps                      77941478                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    37653150                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         24575                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    35644928                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               1206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1126293                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.355640                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    94068210                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            54                       # TLB misses on write requests
system.cpu.numCycles                        544649343                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              130318      0.04%      0.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu               296762778     84.10%     84.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                  21402      0.01%     84.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     84.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 12464      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  10484      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                  11124      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 22900      0.01%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::MemRead               37002843     10.49%     94.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite              18788158      5.32%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48712      0.01%     99.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            53561      0.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                352865325                       # Class of committed instruction
system.cpu.tickCycles                       543523050                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                  1194                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        41918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        85484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1143                       # Transaction distribution
system.membus.trans_dist::ReadExReq               947                       # Transaction distribution
system.membus.trans_dist::ReadExResp              947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       133760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       133760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  133760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2090                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2534500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11254000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2947                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       118759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       423616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5008384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5432000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43565     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           84050000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59842500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5508000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38690                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41477                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2787                       # number of overall hits
system.l2.overall_hits::.cpu.data               38690                       # number of overall hits
system.l2.overall_hits::total                   41477                       # number of overall hits
system.l2.demand_misses::.cpu.inst                886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1205                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2091                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               886                       # number of overall misses
system.l2.overall_misses::.cpu.data              1205                       # number of overall misses
system.l2.overall_misses::total                  2091                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        168995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102562000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       168995000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39895                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39895                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43568                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.241220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.030204                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.241220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.030204                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74980.812641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85113.692946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80820.181731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74980.812641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85113.692946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80820.181731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2091                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2091                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57583000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     90512000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    148095000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57583000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     90512000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    148095000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.241220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.030204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.241220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.030204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64992.099323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75113.692946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70824.964132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64992.099323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75113.692946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70824.964132                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38361                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38361                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2947                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2947                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2947                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2947                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2596                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 947                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80257000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80257000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.267288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84748.680042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84748.680042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     70787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     70787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.267288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74748.680042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74748.680042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.241220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.241220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74980.812641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74980.812641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57583000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57583000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.241220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.241220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64992.099323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64992.099323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        36352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         36352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86453.488372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86453.488372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76453.488372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76453.488372                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1993.358224                       # Cycle average of tags in use
system.l2.tags.total_refs                       85482                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.900478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       820.099124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1173.259099                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.121665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.127563                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    685954                       # Number of tag accesses
system.l2.tags.data_accesses                   685954                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          77120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2090                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            207987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            283191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                491178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       207987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           207987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           207987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           283191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               491178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     22998250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                62185750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11003.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29753.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.415962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.783336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.742960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          859     80.66%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           89      8.36%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      3.19%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      2.44%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      1.50%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.03%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.38%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.85%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 133760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  272324593000                       # Total gap between requests
system.mem_ctrls.avgGap                  130298848.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        77120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 207987.031391682045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283191.381725397601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21369000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40816750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24145.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33872.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    48.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4248300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2254230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7368480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21497034000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4848850920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100489431360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       126849187290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.801305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 261203072250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9093500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2028099250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3370080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1787445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7554120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21497034000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4664481000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100644690240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       126818916885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.690149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 261609349250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9093500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1621822250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     94064537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94064537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94064537                       # number of overall hits
system.cpu.icache.overall_hits::total        94064537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3673                       # number of overall misses
system.cpu.icache.overall_misses::total          3673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    104879500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104879500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    104879500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104879500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94068210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94068210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94068210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94068210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28554.179145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28554.179145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28554.179145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28554.179145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2947                       # number of writebacks
system.cpu.icache.writebacks::total              2947                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3673                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101207500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101207500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27554.451402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27554.451402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27554.451402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27554.451402                       # average overall mshr miss latency
system.cpu.icache.replacements                   2947                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     94064537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94064537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    104879500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104879500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94068210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94068210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28554.179145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28554.179145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27554.451402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27554.451402                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           677.508415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94068209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25617.703976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   677.508415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.661629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.661629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          645                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         188140092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        188140092                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56413891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56413891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56413891                       # number of overall hits
system.cpu.dcache.overall_hits::total        56413891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41811                       # number of overall misses
system.cpu.dcache.overall_misses::total         41811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    641587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    641587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    641587000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    641587000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     56455702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56455702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     56455702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56455702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15344.933152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15344.933152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15344.933152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15344.933152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38361                       # number of writebacks
system.cpu.dcache.writebacks::total             38361                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39895                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    568767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    568767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    568767500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    568767500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000707                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000707                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14256.611104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14256.611104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14256.611104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14256.611104                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38969                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37576699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37576699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    501431000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    501431000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37613782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37613782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13521.856376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13521.856376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        36352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    455937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    455937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12542.294784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12542.294784                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18837192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18837192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140156000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140156000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29643.824027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29643.824027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31845.893311                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31845.893311                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           908.212242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56453786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1415.059180                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   908.212242                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.886926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.886926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          799                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         112951299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        112951299                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 272324671500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
