// Seed: 738134694
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.id_1 = 0;
  id_8 :
  assert property (@(negedge 1'b0 & 1) id_7 == id_2)
  else $display(1, id_3);
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
