
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 362.309 ; gain = 92.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/UART_TX/top.v:1]
	Parameter SYS_CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CHECK_BIT bound to: None - type: string 
	Parameter UART_LEN bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'KEY' [C:/Users/Administrator/Desktop/UART_TX/KEY.v:1]
	Parameter MS_MAX bound to: 20'b01111010000100100000 
	Parameter key_val_S1 bound to: 4'b0001 
	Parameter key_val_S2 bound to: 4'b0010 
	Parameter key_val_S3 bound to: 4'b0100 
	Parameter key_val_S4 bound to: 4'b1000 
	Parameter key_val_NONE bound to: 4'b1111 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PRESS bound to: 1 - type: integer 
	Parameter RELESE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KEY' (1#1) [C:/Users/Administrator/Desktop/UART_TX/KEY.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Administrator/Desktop/UART_TX/uart_tx.v:1]
	Parameter CLOCK bound to: 26'b10111110101111000010000000 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter CHECK_BIT bound to: None - type: string 
	Parameter MAX_1bit bound to: 434 - type: integer 
	Parameter IDLE bound to: 5'b00001 
	Parameter START bound to: 5'b00010 
	Parameter DATA bound to: 5'b00100 
	Parameter CHECK bound to: 5'b01000 
	Parameter STOP bound to: 5'b10000 
WARNING: [Synth 8-3848] Net check_val in module/entity uart_tx does not have driver. [C:/Users/Administrator/Desktop/UART_TX/uart_tx.v:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/Administrator/Desktop/UART_TX/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Administrator/Desktop/UART_TX/uart_rx.v:1]
	Parameter CLOCK bound to: 26'b10111110101111000010000000 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter CHECK_BIT bound to: None - type: string 
	Parameter MAX_1bit bound to: 434 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter DATA bound to: 4'b0100 
	Parameter CHECK bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element rx_check_reg was removed.  [C:/Users/Administrator/Desktop/UART_TX/uart_rx.v:141]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/Administrator/Desktop/UART_TX/uart_rx.v:1]
WARNING: [Synth 8-5788] Register tx_buffer_reg in module top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'tx_buffer_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "tx_buffer_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/Administrator/Desktop/UART_TX/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 429.820 ; gain = 159.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 429.820 ; gain = 159.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 429.820 ; gain = 159.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.srcs/constrs_1/new/uart_tx.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.srcs/constrs_1/new/uart_tx.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.srcs/constrs_1/new/uart_tx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 733.918 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 733.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 733.918 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 733.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'key_value_reg' in module 'KEY'
INFO: [Synth 8-802] inferred FSM for state register 'key_status_reg' in module 'KEY'
INFO: [Synth 8-5544] ROM "key_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_send_char" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE1 |                               10 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_status_reg' using encoding 'sequential' in module 'KEY'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             1111
                 iSTATE3 |                            00010 |                             0001
                 iSTATE2 |                            00100 |                             0010
                 iSTATE1 |                            01000 |                             0100
                 iSTATE0 |                            10000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_value_reg' using encoding 'one-hot' in module 'KEY'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                   START |                            00010 |                            00010
                    DATA |                            00100 |                            00100
                    STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                   START |                            00010 |                            00010
                    DATA |                            00100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 259   
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 267   
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 257   
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 259   
Module KEY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "bit_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_rx_list/cstate_reg[4] )
INFO: [Synth 8-3886] merging instance 'rxcnt_reg[3]' (FDCE) to 'rxcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'rxcnt_reg[4]' (FDCE) to 'rxcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'rxcnt_reg[5]' (FDCE) to 'rxcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'rxcnt_reg[6]' (FDCE) to 'rxcnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rxcnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[255][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[254][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[253][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[252][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[251][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[250][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[249][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[248][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[247][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[246][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[245][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[244][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[243][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[242][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[241][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[240][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[239][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[238][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[237][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[236][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[235][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[234][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[233][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[232][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[231][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[230][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[229][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[228][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[227][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[226][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[225][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[224][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[223][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[222][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[221][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[220][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[219][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[218][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[217][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[216][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[215][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[214][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[213][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[212][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[211][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[210][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[209][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[208][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[207][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[206][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[205][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[204][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[203][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[202][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[201][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[200][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[199][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[198][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[197][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[196][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[195][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[194][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[193][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[192][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[191][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[190][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[189][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[188][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[187][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[186][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[185][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[184][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[183][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[182][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[181][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[180][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[179][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[178][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[177][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[176][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[175][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[174][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[173][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[172][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[171][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[170][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[169][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[168][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[167][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[166][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[165][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[164][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[163][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[162][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[161][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'tx_buffer_reg[160][7]' (FDE) to 'tx_buffer_reg[8][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_buffer_reg[5][2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 733.918 ; gain = 464.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     1|
|4     |LUT2   |    14|
|5     |LUT3   |    18|
|6     |LUT4   |    37|
|7     |LUT5   |    22|
|8     |LUT6   |    71|
|9     |FDCE   |   111|
|10    |FDPE   |     5|
|11    |FDRE   |    40|
|12    |IBUF   |     7|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   349|
|2     |  key_inst     |KEY     |    71|
|3     |  uart_rx_list |uart_rx |    89|
|4     |  uart_tx_list |uart_tx |   101|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 740.734 ; gain = 166.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 740.734 ; gain = 470.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 740.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 740.734 ; gain = 470.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 740.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 16:05:51 2025...
