entity reg_gen is 
	generic (n: interger);
	port (
	d:in bit_vector(n-1 downto 0);
	q:out bit_vector(n-1 downto 0);
	clk,clear:in bit
	);
end entity;

architecture bhv of reg_gen is 
begin
	process ( clk, d, clear)
	begin 
	if (clear='1') then 
	q <= '0' ;
	elsif (clk'event and clk = '1') then 
	q <= d;
	end if;
	end process;
	end architecture;