
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000494c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08004adc  08004adc  00014adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bfc  08004bfc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004bfc  08004bfc  00014bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c04  08004c04  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c04  08004c04  00014c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c08  08004c08  00014c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000070  08004c7c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08004c7c  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dff3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000216d  00000000  00000000  0002e093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  00030200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  00030d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b196  00000000  00000000  00031798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce22  00000000  00000000  0004c92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3b6a  00000000  00000000  00059750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fd2ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d4  00000000  00000000  000fd310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ac4 	.word	0x08004ac4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004ac4 	.word	0x08004ac4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800056e:	4b15      	ldr	r3, [pc, #84]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000574:	f043 0304 	orr.w	r3, r3, #4
 8000578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800057a:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <MX_GPIO_Init+0x5c>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057e:	f003 0304 	and.w	r3, r3, #4
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a0e      	ldr	r2, [pc, #56]	; (80005c4 <MX_GPIO_Init+0x5c>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005a4:	f043 0302 	orr.w	r3, r3, #2
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40021000 	.word	0x40021000

080005c8 <__io_putchar>:
#else
    #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80005d0:	1d39      	adds	r1, r7, #4
 80005d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005d6:	2201      	movs	r2, #1
 80005d8:	4803      	ldr	r0, [pc, #12]	; (80005e8 <__io_putchar+0x20>)
 80005da:	f002 fe4b 	bl	8003274 <HAL_UART_Transmit>
  return ch;
 80005de:	687b      	ldr	r3, [r7, #4]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000160 	.word	0x20000160

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fba3 	bl	8000d3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f863 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f7ff ffb5 	bl	8000568 <MX_GPIO_Init>
  MX_SPI2_Init();
 80005fe:	f000 f907 	bl	8000810 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000602:	f000 fac9 	bl	8000b98 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000606:	f000 f8c9 	bl	800079c <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("new~ \r\n");
 800060a:	4825      	ldr	r0, [pc, #148]	; (80006a0 <main+0xb4>)
 800060c:	f003 fb14 	bl	8003c38 <puts>
      HAL_UART_Transmit(&huart2, &rx_buffer, 1, 100);
    }
#else


  uint8_t tx_buf[10] = {1,2,3,4,5,6,7,8,9,10};
 8000610:	4a24      	ldr	r2, [pc, #144]	; (80006a4 <main+0xb8>)
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	ca07      	ldmia	r2, {r0, r1, r2}
 8000618:	c303      	stmia	r3!, {r0, r1}
 800061a:	801a      	strh	r2, [r3, #0]
  uint8_t rx_buf[10] = {0,0,0,0,0,0,0,0,0,0};
 800061c:	4a22      	ldr	r2, [pc, #136]	; (80006a8 <main+0xbc>)
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	ca07      	ldmia	r2, {r0, r1, r2}
 8000622:	c303      	stmia	r3!, {r0, r1}
 8000624:	801a      	strh	r2, [r3, #0]
//  uint8_t rx_buf;

  while (1)
  {
    HAL_Delay(1000);
 8000626:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800062a:	f000 fbfb 	bl	8000e24 <HAL_Delay>

    for (int i=0; i<10;i++)
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
 8000632:	e02d      	b.n	8000690 <main+0xa4>
    {
      if (HAL_SPI_Receive(&hspi1, &rx_buf[i], 1, 100)==HAL_OK)
 8000634:	1d3a      	adds	r2, r7, #4
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	18d1      	adds	r1, r2, r3
 800063a:	2364      	movs	r3, #100	; 0x64
 800063c:	2201      	movs	r2, #1
 800063e:	481b      	ldr	r0, [pc, #108]	; (80006ac <main+0xc0>)
 8000640:	f002 f8d3 	bl	80027ea <HAL_SPI_Receive>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d107      	bne.n	800065a <main+0x6e>
      {
        printf("Receive : %d ", rx_buf[i]);
 800064a:	1d3a      	adds	r2, r7, #4
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	4413      	add	r3, r2
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	4619      	mov	r1, r3
 8000654:	4816      	ldr	r0, [pc, #88]	; (80006b0 <main+0xc4>)
 8000656:	f003 fa69 	bl	8003b2c <iprintf>
      }
      if (HAL_SPI_Transmit(&hspi2, &tx_buf[i], 1, 100)==HAL_OK)
 800065a:	f107 0210 	add.w	r2, r7, #16
 800065e:	69fb      	ldr	r3, [r7, #28]
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	2364      	movs	r3, #100	; 0x64
 8000664:	2201      	movs	r2, #1
 8000666:	4813      	ldr	r0, [pc, #76]	; (80006b4 <main+0xc8>)
 8000668:	f001 ff51 	bl	800250e <HAL_SPI_Transmit>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d108      	bne.n	8000684 <main+0x98>
      {
        printf("Trans : %d ", tx_buf[i]);
 8000672:	f107 0210 	add.w	r2, r7, #16
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	4413      	add	r3, r2
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	4619      	mov	r1, r3
 800067e:	480e      	ldr	r0, [pc, #56]	; (80006b8 <main+0xcc>)
 8000680:	f003 fa54 	bl	8003b2c <iprintf>
      }
      printf("\r\n");
 8000684:	480d      	ldr	r0, [pc, #52]	; (80006bc <main+0xd0>)
 8000686:	f003 fad7 	bl	8003c38 <puts>
    for (int i=0; i<10;i++)
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3301      	adds	r3, #1
 800068e:	61fb      	str	r3, [r7, #28]
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	2b09      	cmp	r3, #9
 8000694:	ddce      	ble.n	8000634 <main+0x48>
//    for (int i=0; i<10;i++)
//    {
////      HAL_UART_Transmit(&huart2, &rx_buf[i], 1, 100);
//      printf("%d ", &rx_buf[i]);
//    }
    printf("\r\n");
 8000696:	4809      	ldr	r0, [pc, #36]	; (80006bc <main+0xd0>)
 8000698:	f003 face 	bl	8003c38 <puts>
    HAL_Delay(1000);
 800069c:	e7c3      	b.n	8000626 <main+0x3a>
 800069e:	bf00      	nop
 80006a0:	08004adc 	.word	0x08004adc
 80006a4:	08004b04 	.word	0x08004b04
 80006a8:	08004b10 	.word	0x08004b10
 80006ac:	200000fc 	.word	0x200000fc
 80006b0:	08004ae4 	.word	0x08004ae4
 80006b4:	20000098 	.word	0x20000098
 80006b8:	08004af4 	.word	0x08004af4
 80006bc:	08004b00 	.word	0x08004b00

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b0a4      	sub	sp, #144	; 0x90
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006ca:	2244      	movs	r2, #68	; 0x44
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 fa24 	bl	8003b1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2234      	movs	r2, #52	; 0x34
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f003 fa16 	bl	8003b1c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006f0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006f4:	f000 fe20 	bl	8001338 <HAL_PWREx_ControlVoltageScaling>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x42>
  {
    Error_Handler();
 80006fe:	f000 f848 	bl	8000792 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000702:	2310      	movs	r3, #16
 8000704:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000706:	2301      	movs	r3, #1
 8000708:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800070e:	2360      	movs	r3, #96	; 0x60
 8000710:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	2302      	movs	r3, #2
 8000714:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000716:	2301      	movs	r3, #1
 8000718:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800071a:	2301      	movs	r3, #1
 800071c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000720:	2328      	movs	r3, #40	; 0x28
 8000722:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000732:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fe54 	bl	80013e4 <HAL_RCC_OscConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000742:	f000 f826 	bl	8000792 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000746:	230f      	movs	r3, #15
 8000748:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074a:	2303      	movs	r3, #3
 800074c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800075a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800075e:	2104      	movs	r1, #4
 8000760:	4618      	mov	r0, r3
 8000762:	f001 faa5 	bl	8001cb0 <HAL_RCC_ClockConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800076c:	f000 f811 	bl	8000792 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000770:	2302      	movs	r3, #2
 8000772:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4618      	mov	r0, r3
 800077c:	f001 fc9e 	bl	80020bc <HAL_RCCEx_PeriphCLKConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000786:	f000 f804 	bl	8000792 <Error_Handler>
  }
}
 800078a:	bf00      	nop
 800078c:	3790      	adds	r7, #144	; 0x90
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}

08000792 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000796:	b672      	cpsid	i
}
 8000798:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800079a:	e7fe      	b.n	800079a <Error_Handler+0x8>

0800079c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80007a0:	4b19      	ldr	r3, [pc, #100]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007a2:	4a1a      	ldr	r2, [pc, #104]	; (800080c <MX_SPI1_Init+0x70>)
 80007a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b2:	4b15      	ldr	r3, [pc, #84]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007b4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80007b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007ba:	4b13      	ldr	r3, [pc, #76]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c0:	4b11      	ldr	r3, [pc, #68]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007e0:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007e2:	2207      	movs	r2, #7
 80007e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007e6:	4b08      	ldr	r3, [pc, #32]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007f2:	4805      	ldr	r0, [pc, #20]	; (8000808 <MX_SPI1_Init+0x6c>)
 80007f4:	f001 fde8 	bl	80023c8 <HAL_SPI_Init>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 80007fe:	f7ff ffc8 	bl	8000792 <Error_Handler>
  }

}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000fc 	.word	0x200000fc
 800080c:	40013000 	.word	0x40013000

08000810 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000814:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <MX_SPI2_Init+0x74>)
 8000816:	4a1c      	ldr	r2, [pc, #112]	; (8000888 <MX_SPI2_Init+0x78>)
 8000818:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800081a:	4b1a      	ldr	r3, [pc, #104]	; (8000884 <MX_SPI2_Init+0x74>)
 800081c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000820:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000822:	4b18      	ldr	r3, [pc, #96]	; (8000884 <MX_SPI2_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000828:	4b16      	ldr	r3, [pc, #88]	; (8000884 <MX_SPI2_Init+0x74>)
 800082a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800082e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000830:	4b14      	ldr	r3, [pc, #80]	; (8000884 <MX_SPI2_Init+0x74>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000836:	4b13      	ldr	r3, [pc, #76]	; (8000884 <MX_SPI2_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800083c:	4b11      	ldr	r3, [pc, #68]	; (8000884 <MX_SPI2_Init+0x74>)
 800083e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000842:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000844:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <MX_SPI2_Init+0x74>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800084a:	4b0e      	ldr	r3, [pc, #56]	; (8000884 <MX_SPI2_Init+0x74>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000850:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <MX_SPI2_Init+0x74>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <MX_SPI2_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800085c:	4b09      	ldr	r3, [pc, #36]	; (8000884 <MX_SPI2_Init+0x74>)
 800085e:	2207      	movs	r2, #7
 8000860:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000862:	4b08      	ldr	r3, [pc, #32]	; (8000884 <MX_SPI2_Init+0x74>)
 8000864:	2200      	movs	r2, #0
 8000866:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <MX_SPI2_Init+0x74>)
 800086a:	2208      	movs	r2, #8
 800086c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	; (8000884 <MX_SPI2_Init+0x74>)
 8000870:	f001 fdaa 	bl	80023c8 <HAL_SPI_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800087a:	f7ff ff8a 	bl	8000792 <Error_Handler>
  }

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000098 	.word	0x20000098
 8000888:	40003800 	.word	0x40003800

0800088c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	; 0x30
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a3d      	ldr	r2, [pc, #244]	; (80009a0 <HAL_SPI_MspInit+0x114>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d129      	bne.n	8000902 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008ae:	4b3d      	ldr	r3, [pc, #244]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008b2:	4a3c      	ldr	r2, [pc, #240]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008b8:	6613      	str	r3, [r2, #96]	; 0x60
 80008ba:	4b3a      	ldr	r3, [pc, #232]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008c2:	61bb      	str	r3, [r7, #24]
 80008c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	4b37      	ldr	r3, [pc, #220]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	4a36      	ldr	r2, [pc, #216]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d2:	4b34      	ldr	r3, [pc, #208]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80008de:	23c2      	movs	r3, #194	; 0xc2
 80008e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ea:	2303      	movs	r3, #3
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008ee:	2305      	movs	r3, #5
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008fc:	f000 fb9c 	bl	8001038 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000900:	e049      	b.n	8000996 <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI2)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a28      	ldr	r2, [pc, #160]	; (80009a8 <HAL_SPI_MspInit+0x11c>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d144      	bne.n	8000996 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800090c:	4b25      	ldr	r3, [pc, #148]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 800090e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000910:	4a24      	ldr	r2, [pc, #144]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 8000912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000916:	6593      	str	r3, [r2, #88]	; 0x58
 8000918:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 800091a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800091c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000924:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 8000926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000928:	4a1e      	ldr	r2, [pc, #120]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 800092a:	f043 0304 	orr.w	r3, r3, #4
 800092e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000930:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 8000932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000934:	f003 0304 	and.w	r3, r3, #4
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800093c:	4b19      	ldr	r3, [pc, #100]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 800093e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000940:	4a18      	ldr	r2, [pc, #96]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 8000942:	f043 0302 	orr.w	r3, r3, #2
 8000946:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000948:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <HAL_SPI_MspInit+0x118>)
 800094a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000954:	230c      	movs	r3, #12
 8000956:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000964:	2305      	movs	r3, #5
 8000966:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	480f      	ldr	r0, [pc, #60]	; (80009ac <HAL_SPI_MspInit+0x120>)
 8000970:	f000 fb62 	bl	8001038 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000974:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000982:	2303      	movs	r3, #3
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000986:	2305      	movs	r3, #5
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4807      	ldr	r0, [pc, #28]	; (80009b0 <HAL_SPI_MspInit+0x124>)
 8000992:	f000 fb51 	bl	8001038 <HAL_GPIO_Init>
}
 8000996:	bf00      	nop
 8000998:	3730      	adds	r7, #48	; 0x30
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40013000 	.word	0x40013000
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40003800 	.word	0x40003800
 80009ac:	48000800 	.word	0x48000800
 80009b0:	48000400 	.word	0x48000400

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <HAL_MspInit+0x44>)
 80009bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009be:	4a0e      	ldr	r2, [pc, #56]	; (80009f8 <HAL_MspInit+0x44>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6613      	str	r3, [r2, #96]	; 0x60
 80009c6:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <HAL_MspInit+0x44>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <HAL_MspInit+0x44>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d6:	4a08      	ldr	r2, [pc, #32]	; (80009f8 <HAL_MspInit+0x44>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009dc:	6593      	str	r3, [r2, #88]	; 0x58
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_MspInit+0x44>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	40021000 	.word	0x40021000

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a00:	e7fe      	b.n	8000a00 <NMI_Handler+0x4>

08000a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a02:	b480      	push	{r7}
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a06:	e7fe      	b.n	8000a06 <HardFault_Handler+0x4>

08000a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a0c:	e7fe      	b.n	8000a0c <MemManage_Handler+0x4>

08000a0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a12:	e7fe      	b.n	8000a12 <BusFault_Handler+0x4>

08000a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <UsageFault_Handler+0x4>

08000a1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a48:	f000 f9cc 	bl	8000de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	e00a      	b.n	8000a78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a62:	f3af 8000 	nop.w
 8000a66:	4601      	mov	r1, r0
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	60ba      	str	r2, [r7, #8]
 8000a6e:	b2ca      	uxtb	r2, r1
 8000a70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3301      	adds	r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dbf0      	blt.n	8000a62 <_read+0x12>
	}

return len;
 8000a80:	687b      	ldr	r3, [r7, #4]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e009      	b.n	8000ab0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	60ba      	str	r2, [r7, #8]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fd8f 	bl	80005c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3301      	adds	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697a      	ldr	r2, [r7, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	dbf1      	blt.n	8000a9c <_write+0x12>
	}
	return len;
 8000ab8:	687b      	ldr	r3, [r7, #4]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <_close>:

int _close(int file)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aea:	605a      	str	r2, [r3, #4]
	return 0;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <_isatty>:

int _isatty(int file)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b083      	sub	sp, #12
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
	return 1;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f002 ffb4 	bl	8003ac8 <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	2000a000 	.word	0x2000a000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	2000008c 	.word	0x2000008c
 8000b94:	200001f8 	.word	0x200001f8

08000b98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000b9c:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000b9e:	4a15      	ldr	r2, [pc, #84]	; (8000bf4 <MX_USART2_UART_Init+0x5c>)
 8000ba0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ba2:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000ba4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ba8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bda:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bdc:	f002 fafc 	bl	80031d8 <HAL_UART_Init>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000be6:	f7ff fdd4 	bl	8000792 <Error_Handler>
  }

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000160 	.word	0x20000160
 8000bf4:	40004400 	.word	0x40004400

08000bf8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	; 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a17      	ldr	r2, [pc, #92]	; (8000c74 <HAL_UART_MspInit+0x7c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d128      	bne.n	8000c6c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1a:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c1e:	4a16      	ldr	r2, [pc, #88]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c24:	6593      	str	r3, [r2, #88]	; 0x58
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c36:	4a10      	ldr	r2, [pc, #64]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <HAL_UART_MspInit+0x80>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c4a:	230c      	movs	r3, #12
 8000c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c56:	2303      	movs	r3, #3
 8000c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c5a:	2307      	movs	r3, #7
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5e:	f107 0314 	add.w	r3, r7, #20
 8000c62:	4619      	mov	r1, r3
 8000c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c68:	f000 f9e6 	bl	8001038 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	3728      	adds	r7, #40	; 0x28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40004400 	.word	0x40004400
 8000c78:	40021000 	.word	0x40021000

08000c7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cb4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c80:	f000 f826 	bl	8000cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c84:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c86:	e003      	b.n	8000c90 <LoopCopyDataInit>

08000c88 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c8a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c8c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c8e:	3104      	adds	r1, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c90:	480a      	ldr	r0, [pc, #40]	; (8000cbc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c94:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c96:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c98:	d3f6      	bcc.n	8000c88 <CopyDataInit>
	ldr	r2, =_sbss
 8000c9a:	4a0a      	ldr	r2, [pc, #40]	; (8000cc4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c9c:	e002      	b.n	8000ca4 <LoopFillZerobss>

08000c9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c9e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ca0:	f842 3b04 	str.w	r3, [r2], #4

08000ca4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <LoopForever+0x16>)
	cmp	r2, r3
 8000ca6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ca8:	d3f9      	bcc.n	8000c9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000caa:	f002 ff13 	bl	8003ad4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cae:	f7ff fc9d 	bl	80005ec <main>

08000cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb2:	e7fe      	b.n	8000cb2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cb4:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000cb8:	08004c0c 	.word	0x08004c0c
	ldr	r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000cc0:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000cc4:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000cc8:	200001f4 	.word	0x200001f4

08000ccc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ccc:	e7fe      	b.n	8000ccc <ADC1_2_IRQHandler>
	...

08000cd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <SystemInit+0x64>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cda:	4a16      	ldr	r2, [pc, #88]	; (8000d34 <SystemInit+0x64>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ce4:	4b14      	ldr	r3, [pc, #80]	; (8000d38 <SystemInit+0x68>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a13      	ldr	r2, [pc, #76]	; (8000d38 <SystemInit+0x68>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000cf0:	4b11      	ldr	r3, [pc, #68]	; (8000d38 <SystemInit+0x68>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000cf6:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <SystemInit+0x68>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a0f      	ldr	r2, [pc, #60]	; (8000d38 <SystemInit+0x68>)
 8000cfc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d00:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <SystemInit+0x68>)
 8000d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <SystemInit+0x68>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a09      	ldr	r2, [pc, #36]	; (8000d38 <SystemInit+0x68>)
 8000d14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d18:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d1a:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <SystemInit+0x68>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d20:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <SystemInit+0x64>)
 8000d22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d26:	609a      	str	r2, [r3, #8]
#endif
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	e000ed00 	.word	0xe000ed00
 8000d38:	40021000 	.word	0x40021000

08000d3c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d46:	2003      	movs	r0, #3
 8000d48:	f000 f942 	bl	8000fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f000 f80d 	bl	8000d6c <HAL_InitTick>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d002      	beq.n	8000d5e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	71fb      	strb	r3, [r7, #7]
 8000d5c:	e001      	b.n	8000d62 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d5e:	f7ff fe29 	bl	80009b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d62:	79fb      	ldrb	r3, [r7, #7]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d74:	2300      	movs	r3, #0
 8000d76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d78:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <HAL_InitTick+0x6c>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d023      	beq.n	8000dc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_InitTick+0x70>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b14      	ldr	r3, [pc, #80]	; (8000dd8 <HAL_InitTick+0x6c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 f941 	bl	800101e <HAL_SYSTICK_Config>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d10f      	bne.n	8000dc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2b0f      	cmp	r3, #15
 8000da6:	d809      	bhi.n	8000dbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da8:	2200      	movs	r2, #0
 8000daa:	6879      	ldr	r1, [r7, #4]
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f000 f919 	bl	8000fe6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000db4:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <HAL_InitTick+0x74>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	e007      	b.n	8000dcc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	73fb      	strb	r3, [r7, #15]
 8000dc0:	e004      	b.n	8000dcc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	e001      	b.n	8000dcc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000008 	.word	0x20000008
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	20000004 	.word	0x20000004

08000de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_IncTick+0x20>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <HAL_IncTick+0x24>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	4a04      	ldr	r2, [pc, #16]	; (8000e08 <HAL_IncTick+0x24>)
 8000df6:	6013      	str	r3, [r2, #0]
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	20000008 	.word	0x20000008
 8000e08:	200001e0 	.word	0x200001e0

08000e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <HAL_GetTick+0x14>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	200001e0 	.word	0x200001e0

08000e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e2c:	f7ff ffee 	bl	8000e0c <HAL_GetTick>
 8000e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e3c:	d005      	beq.n	8000e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <HAL_Delay+0x44>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	461a      	mov	r2, r3
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4413      	add	r3, r2
 8000e48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e4a:	bf00      	nop
 8000e4c:	f7ff ffde 	bl	8000e0c <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d8f7      	bhi.n	8000e4c <HAL_Delay+0x28>
  {
  }
}
 8000e5c:	bf00      	nop
 8000e5e:	bf00      	nop
 8000e60:	3710      	adds	r7, #16
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000008 	.word	0x20000008

08000e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e88:	4013      	ands	r3, r2
 8000e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e9e:	4a04      	ldr	r2, [pc, #16]	; (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	60d3      	str	r3, [r2, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <__NVIC_GetPriorityGrouping+0x18>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	f003 0307 	and.w	r3, r3, #7
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	db0a      	blt.n	8000efa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	490c      	ldr	r1, [pc, #48]	; (8000f1c <__NVIC_SetPriority+0x4c>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	0112      	lsls	r2, r2, #4
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	440b      	add	r3, r1
 8000ef4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef8:	e00a      	b.n	8000f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4908      	ldr	r1, [pc, #32]	; (8000f20 <__NVIC_SetPriority+0x50>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	f003 030f 	and.w	r3, r3, #15
 8000f06:	3b04      	subs	r3, #4
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	761a      	strb	r2, [r3, #24]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000e100 	.word	0xe000e100
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	; 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f1c3 0307 	rsb	r3, r3, #7
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	bf28      	it	cs
 8000f42:	2304      	movcs	r3, #4
 8000f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3304      	adds	r3, #4
 8000f4a:	2b06      	cmp	r3, #6
 8000f4c:	d902      	bls.n	8000f54 <NVIC_EncodePriority+0x30>
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3b03      	subs	r3, #3
 8000f52:	e000      	b.n	8000f56 <NVIC_EncodePriority+0x32>
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	f04f 32ff 	mov.w	r2, #4294967295
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43da      	mvns	r2, r3
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa01 f303 	lsl.w	r3, r1, r3
 8000f76:	43d9      	mvns	r1, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f7c:	4313      	orrs	r3, r2
         );
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3724      	adds	r7, #36	; 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f9c:	d301      	bcc.n	8000fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00f      	b.n	8000fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <SysTick_Config+0x40>)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000faa:	210f      	movs	r1, #15
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb0:	f7ff ff8e 	bl	8000ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <SysTick_Config+0x40>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <SysTick_Config+0x40>)
 8000fbc:	2207      	movs	r2, #7
 8000fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	e000e010 	.word	0xe000e010

08000fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff47 	bl	8000e6c <__NVIC_SetPriorityGrouping>
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff8:	f7ff ff5c 	bl	8000eb4 <__NVIC_GetPriorityGrouping>
 8000ffc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	6978      	ldr	r0, [r7, #20]
 8001004:	f7ff ff8e 	bl	8000f24 <NVIC_EncodePriority>
 8001008:	4602      	mov	r2, r0
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff5d 	bl	8000ed0 <__NVIC_SetPriority>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffb0 	bl	8000f8c <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001046:	e14e      	b.n	80012e6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2101      	movs	r1, #1
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	4013      	ands	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 8140 	beq.w	80012e0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d00b      	beq.n	8001080 <HAL_GPIO_Init+0x48>
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d007      	beq.n	8001080 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001074:	2b11      	cmp	r3, #17
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2b12      	cmp	r3, #18
 800107e:	d130      	bne.n	80010e2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	2203      	movs	r2, #3
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	43db      	mvns	r3, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4013      	ands	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	68da      	ldr	r2, [r3, #12]
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010b6:	2201      	movs	r2, #1
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43db      	mvns	r3, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4013      	ands	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	091b      	lsrs	r3, r3, #4
 80010cc:	f003 0201 	and.w	r2, r3, #1
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4013      	ands	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_Init+0xea>
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b12      	cmp	r3, #18
 8001120:	d123      	bne.n	800116a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	08da      	lsrs	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3208      	adds	r2, #8
 800112a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4013      	ands	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	691a      	ldr	r2, [r3, #16]
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	08da      	lsrs	r2, r3, #3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3208      	adds	r2, #8
 8001164:	6939      	ldr	r1, [r7, #16]
 8001166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	2203      	movs	r2, #3
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 0203 	and.w	r2, r3, #3
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 809a 	beq.w	80012e0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ac:	4b55      	ldr	r3, [pc, #340]	; (8001304 <HAL_GPIO_Init+0x2cc>)
 80011ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b0:	4a54      	ldr	r2, [pc, #336]	; (8001304 <HAL_GPIO_Init+0x2cc>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6613      	str	r3, [r2, #96]	; 0x60
 80011b8:	4b52      	ldr	r3, [pc, #328]	; (8001304 <HAL_GPIO_Init+0x2cc>)
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011c4:	4a50      	ldr	r2, [pc, #320]	; (8001308 <HAL_GPIO_Init+0x2d0>)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	089b      	lsrs	r3, r3, #2
 80011ca:	3302      	adds	r3, #2
 80011cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	220f      	movs	r2, #15
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80011ee:	d013      	beq.n	8001218 <HAL_GPIO_Init+0x1e0>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a46      	ldr	r2, [pc, #280]	; (800130c <HAL_GPIO_Init+0x2d4>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d00d      	beq.n	8001214 <HAL_GPIO_Init+0x1dc>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a45      	ldr	r2, [pc, #276]	; (8001310 <HAL_GPIO_Init+0x2d8>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d007      	beq.n	8001210 <HAL_GPIO_Init+0x1d8>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a44      	ldr	r2, [pc, #272]	; (8001314 <HAL_GPIO_Init+0x2dc>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d101      	bne.n	800120c <HAL_GPIO_Init+0x1d4>
 8001208:	2303      	movs	r3, #3
 800120a:	e006      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 800120c:	2307      	movs	r3, #7
 800120e:	e004      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001210:	2302      	movs	r3, #2
 8001212:	e002      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001218:	2300      	movs	r3, #0
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	f002 0203 	and.w	r2, r2, #3
 8001220:	0092      	lsls	r2, r2, #2
 8001222:	4093      	lsls	r3, r2
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4313      	orrs	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800122a:	4937      	ldr	r1, [pc, #220]	; (8001308 <HAL_GPIO_Init+0x2d0>)
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001238:	4b37      	ldr	r3, [pc, #220]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	43db      	mvns	r3, r3
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	4013      	ands	r3, r2
 8001246:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d003      	beq.n	800125c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	4313      	orrs	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800125c:	4a2e      	ldr	r2, [pc, #184]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001262:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	43db      	mvns	r3, r3
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001286:	4a24      	ldr	r2, [pc, #144]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800128c:	4b22      	ldr	r3, [pc, #136]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43db      	mvns	r3, r3
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012b0:	4a19      	ldr	r2, [pc, #100]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012b6:	4b18      	ldr	r3, [pc, #96]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43db      	mvns	r3, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012da:	4a0f      	ldr	r2, [pc, #60]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	fa22 f303 	lsr.w	r3, r2, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f47f aea9 	bne.w	8001048 <HAL_GPIO_Init+0x10>
  }
}
 80012f6:	bf00      	nop
 80012f8:	bf00      	nop
 80012fa:	371c      	adds	r7, #28
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	40021000 	.word	0x40021000
 8001308:	40010000 	.word	0x40010000
 800130c:	48000400 	.word	0x48000400
 8001310:	48000800 	.word	0x48000800
 8001314:	48000c00 	.word	0x48000c00
 8001318:	40010400 	.word	0x40010400

0800131c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001320:	4b04      	ldr	r3, [pc, #16]	; (8001334 <HAL_PWREx_GetVoltageRange+0x18>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	40007000 	.word	0x40007000

08001338 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001346:	d130      	bne.n	80013aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001348:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001354:	d038      	beq.n	80013c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001356:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001360:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001364:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2232      	movs	r2, #50	; 0x32
 800136c:	fb02 f303 	mul.w	r3, r2, r3
 8001370:	4a1b      	ldr	r2, [pc, #108]	; (80013e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001372:	fba2 2303 	umull	r2, r3, r2, r3
 8001376:	0c9b      	lsrs	r3, r3, #18
 8001378:	3301      	adds	r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800137c:	e002      	b.n	8001384 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	3b01      	subs	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001384:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800138c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001390:	d102      	bne.n	8001398 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f2      	bne.n	800137e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013a4:	d110      	bne.n	80013c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e00f      	b.n	80013ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013b6:	d007      	beq.n	80013c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013b8:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013c0:	4a05      	ldr	r2, [pc, #20]	; (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40007000 	.word	0x40007000
 80013dc:	20000000 	.word	0x20000000
 80013e0:	431bde83 	.word	0x431bde83

080013e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d102      	bne.n	80013f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	f000 bc56 	b.w	8001ca4 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013f8:	4ba1      	ldr	r3, [pc, #644]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f003 030c 	and.w	r3, r3, #12
 8001400:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001402:	4b9f      	ldr	r3, [pc, #636]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	f003 0303 	and.w	r3, r3, #3
 800140a:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0310 	and.w	r3, r3, #16
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 80e6 	beq.w	80015e6 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800141a:	6a3b      	ldr	r3, [r7, #32]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d007      	beq.n	8001430 <HAL_RCC_OscConfig+0x4c>
 8001420:	6a3b      	ldr	r3, [r7, #32]
 8001422:	2b0c      	cmp	r3, #12
 8001424:	f040 808d 	bne.w	8001542 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	2b01      	cmp	r3, #1
 800142c:	f040 8089 	bne.w	8001542 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001430:	4b93      	ldr	r3, [pc, #588]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d006      	beq.n	800144a <HAL_RCC_OscConfig+0x66>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d102      	bne.n	800144a <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	f000 bc2d 	b.w	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800144e:	4b8c      	ldr	r3, [pc, #560]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d004      	beq.n	8001464 <HAL_RCC_OscConfig+0x80>
 800145a:	4b89      	ldr	r3, [pc, #548]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001462:	e005      	b.n	8001470 <HAL_RCC_OscConfig+0x8c>
 8001464:	4b86      	ldr	r3, [pc, #536]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001466:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800146a:	091b      	lsrs	r3, r3, #4
 800146c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001470:	4293      	cmp	r3, r2
 8001472:	d224      	bcs.n	80014be <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001478:	4618      	mov	r0, r3
 800147a:	f000 fdbf 	bl	8001ffc <RCC_SetFlashLatencyFromMSIRange>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	f000 bc0d 	b.w	8001ca4 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800148a:	4b7d      	ldr	r3, [pc, #500]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a7c      	ldr	r2, [pc, #496]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001490:	f043 0308 	orr.w	r3, r3, #8
 8001494:	6013      	str	r3, [r2, #0]
 8001496:	4b7a      	ldr	r3, [pc, #488]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a2:	4977      	ldr	r1, [pc, #476]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014a4:	4313      	orrs	r3, r2
 80014a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014a8:	4b75      	ldr	r3, [pc, #468]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a1b      	ldr	r3, [r3, #32]
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	4972      	ldr	r1, [pc, #456]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014b8:	4313      	orrs	r3, r2
 80014ba:	604b      	str	r3, [r1, #4]
 80014bc:	e025      	b.n	800150a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014be:	4b70      	ldr	r3, [pc, #448]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a6f      	ldr	r2, [pc, #444]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014c4:	f043 0308 	orr.w	r3, r3, #8
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b6d      	ldr	r3, [pc, #436]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d6:	496a      	ldr	r1, [pc, #424]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014dc:	4b68      	ldr	r3, [pc, #416]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a1b      	ldr	r3, [r3, #32]
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	4965      	ldr	r1, [pc, #404]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d109      	bne.n	800150a <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 fd7e 	bl	8001ffc <RCC_SetFlashLatencyFromMSIRange>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e3cc      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800150a:	f000 fcb3 	bl	8001e74 <HAL_RCC_GetSysClockFreq>
 800150e:	4602      	mov	r2, r0
 8001510:	4b5b      	ldr	r3, [pc, #364]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	091b      	lsrs	r3, r3, #4
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	495a      	ldr	r1, [pc, #360]	; (8001684 <HAL_RCC_OscConfig+0x2a0>)
 800151c:	5ccb      	ldrb	r3, [r1, r3]
 800151e:	f003 031f 	and.w	r3, r3, #31
 8001522:	fa22 f303 	lsr.w	r3, r2, r3
 8001526:	4a58      	ldr	r2, [pc, #352]	; (8001688 <HAL_RCC_OscConfig+0x2a4>)
 8001528:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800152a:	4b58      	ldr	r3, [pc, #352]	; (800168c <HAL_RCC_OscConfig+0x2a8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fc1c 	bl	8000d6c <HAL_InitTick>
 8001534:	4603      	mov	r3, r0
 8001536:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8001538:	7dfb      	ldrb	r3, [r7, #23]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d052      	beq.n	80015e4 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800153e:	7dfb      	ldrb	r3, [r7, #23]
 8001540:	e3b0      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d032      	beq.n	80015b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800154a:	4b4d      	ldr	r3, [pc, #308]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a4c      	ldr	r2, [pc, #304]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001556:	f7ff fc59 	bl	8000e0c <HAL_GetTick>
 800155a:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800155e:	f7ff fc55 	bl	8000e0c <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e399      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001570:	4b43      	ldr	r3, [pc, #268]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800157c:	4b40      	ldr	r3, [pc, #256]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a3f      	ldr	r2, [pc, #252]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001582:	f043 0308 	orr.w	r3, r3, #8
 8001586:	6013      	str	r3, [r2, #0]
 8001588:	4b3d      	ldr	r3, [pc, #244]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	493a      	ldr	r1, [pc, #232]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001596:	4313      	orrs	r3, r2
 8001598:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800159a:	4b39      	ldr	r3, [pc, #228]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	4935      	ldr	r1, [pc, #212]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	604b      	str	r3, [r1, #4]
 80015ae:	e01a      	b.n	80015e6 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015b0:	4b33      	ldr	r3, [pc, #204]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a32      	ldr	r2, [pc, #200]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80015b6:	f023 0301 	bic.w	r3, r3, #1
 80015ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015bc:	f7ff fc26 	bl	8000e0c <HAL_GetTick>
 80015c0:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015c4:	f7ff fc22 	bl	8000e0c <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e366      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015d6:	4b2a      	ldr	r3, [pc, #168]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f0      	bne.n	80015c4 <HAL_RCC_OscConfig+0x1e0>
 80015e2:	e000      	b.n	80015e6 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d073      	beq.n	80016da <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	2b08      	cmp	r3, #8
 80015f6:	d005      	beq.n	8001604 <HAL_RCC_OscConfig+0x220>
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	2b0c      	cmp	r3, #12
 80015fc:	d10e      	bne.n	800161c <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	2b03      	cmp	r3, #3
 8001602:	d10b      	bne.n	800161c <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001604:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d063      	beq.n	80016d8 <HAL_RCC_OscConfig+0x2f4>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d15f      	bne.n	80016d8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e343      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001624:	d106      	bne.n	8001634 <HAL_RCC_OscConfig+0x250>
 8001626:	4b16      	ldr	r3, [pc, #88]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800162c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001630:	6013      	str	r3, [r2, #0]
 8001632:	e01d      	b.n	8001670 <HAL_RCC_OscConfig+0x28c>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800163c:	d10c      	bne.n	8001658 <HAL_RCC_OscConfig+0x274>
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a0f      	ldr	r2, [pc, #60]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001648:	6013      	str	r3, [r2, #0]
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a0c      	ldr	r2, [pc, #48]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	e00b      	b.n	8001670 <HAL_RCC_OscConfig+0x28c>
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a08      	ldr	r2, [pc, #32]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800165e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a05      	ldr	r2, [pc, #20]	; (8001680 <HAL_RCC_OscConfig+0x29c>)
 800166a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800166e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d01b      	beq.n	80016b0 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001678:	f7ff fbc8 	bl	8000e0c <HAL_GetTick>
 800167c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800167e:	e010      	b.n	80016a2 <HAL_RCC_OscConfig+0x2be>
 8001680:	40021000 	.word	0x40021000
 8001684:	08004b1c 	.word	0x08004b1c
 8001688:	20000000 	.word	0x20000000
 800168c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001690:	f7ff fbbc 	bl	8000e0c <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b64      	cmp	r3, #100	; 0x64
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e300      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016a2:	4ba0      	ldr	r3, [pc, #640]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0x2ac>
 80016ae:	e014      	b.n	80016da <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff fbac 	bl	8000e0c <HAL_GetTick>
 80016b4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fba8 	bl	8000e0c <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	; 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e2ec      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016ca:	4b96      	ldr	r3, [pc, #600]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x2d4>
 80016d6:	e000      	b.n	80016da <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d060      	beq.n	80017a8 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d005      	beq.n	80016f8 <HAL_RCC_OscConfig+0x314>
 80016ec:	6a3b      	ldr	r3, [r7, #32]
 80016ee:	2b0c      	cmp	r3, #12
 80016f0:	d119      	bne.n	8001726 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d116      	bne.n	8001726 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016f8:	4b8a      	ldr	r3, [pc, #552]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001700:	2b00      	cmp	r3, #0
 8001702:	d005      	beq.n	8001710 <HAL_RCC_OscConfig+0x32c>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e2c9      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001710:	4b84      	ldr	r3, [pc, #528]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	061b      	lsls	r3, r3, #24
 800171e:	4981      	ldr	r1, [pc, #516]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001720:	4313      	orrs	r3, r2
 8001722:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001724:	e040      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d023      	beq.n	8001776 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800172e:	4b7d      	ldr	r3, [pc, #500]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a7c      	ldr	r2, [pc, #496]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173a:	f7ff fb67 	bl	8000e0c <HAL_GetTick>
 800173e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001742:	f7ff fb63 	bl	8000e0c <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e2a7      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001754:	4b73      	ldr	r3, [pc, #460]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0f0      	beq.n	8001742 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001760:	4b70      	ldr	r3, [pc, #448]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	061b      	lsls	r3, r3, #24
 800176e:	496d      	ldr	r1, [pc, #436]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001770:	4313      	orrs	r3, r2
 8001772:	604b      	str	r3, [r1, #4]
 8001774:	e018      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001776:	4b6b      	ldr	r3, [pc, #428]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a6a      	ldr	r2, [pc, #424]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800177c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001782:	f7ff fb43 	bl	8000e0c <HAL_GetTick>
 8001786:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178a:	f7ff fb3f 	bl	8000e0c <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e283      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800179c:	4b61      	ldr	r3, [pc, #388]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d1f0      	bne.n	800178a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0308 	and.w	r3, r3, #8
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d07f      	beq.n	80018b4 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d05f      	beq.n	800187c <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80017bc:	4b59      	ldr	r3, [pc, #356]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80017be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c2:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699a      	ldr	r2, [r3, #24]
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	f003 0310 	and.w	r3, r3, #16
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d037      	beq.n	8001842 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d006      	beq.n	80017ea <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e25c      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d01b      	beq.n	800182c <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 80017f4:	4b4b      	ldr	r3, [pc, #300]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80017f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017fa:	4a4a      	ldr	r2, [pc, #296]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80017fc:	f023 0301 	bic.w	r3, r3, #1
 8001800:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001804:	f7ff fb02 	bl	8000e0c <HAL_GetTick>
 8001808:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800180c:	f7ff fafe 	bl	8000e0c <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b11      	cmp	r3, #17
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e242      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800181e:	4b41      	ldr	r3, [pc, #260]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1ef      	bne.n	800180c <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800182c:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800182e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001832:	f023 0210 	bic.w	r2, r3, #16
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	493a      	ldr	r1, [pc, #232]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800183c:	4313      	orrs	r3, r2
 800183e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001842:	4b38      	ldr	r3, [pc, #224]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001844:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001848:	4a36      	ldr	r2, [pc, #216]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001852:	f7ff fadb 	bl	8000e0c <HAL_GetTick>
 8001856:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800185a:	f7ff fad7 	bl	8000e0c <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b11      	cmp	r3, #17
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e21b      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800186c:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800186e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0ef      	beq.n	800185a <HAL_RCC_OscConfig+0x476>
 800187a:	e01b      	b.n	80018b4 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800187c:	4b29      	ldr	r3, [pc, #164]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 800187e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001882:	4a28      	ldr	r2, [pc, #160]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188c:	f7ff fabe 	bl	8000e0c <HAL_GetTick>
 8001890:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001894:	f7ff faba 	bl	8000e0c <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b11      	cmp	r3, #17
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e1fe      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80018a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1ef      	bne.n	8001894 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80c1 	beq.w	8001a44 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80018c8:	4b16      	ldr	r3, [pc, #88]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80018ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10e      	bne.n	80018f2 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80018d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d8:	4a12      	ldr	r2, [pc, #72]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80018da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018de:	6593      	str	r3, [r2, #88]	; 0x58
 80018e0:	4b10      	ldr	r3, [pc, #64]	; (8001924 <HAL_RCC_OscConfig+0x540>)
 80018e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018ec:	2301      	movs	r3, #1
 80018ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018f2:	4b0d      	ldr	r3, [pc, #52]	; (8001928 <HAL_RCC_OscConfig+0x544>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d11c      	bne.n	8001938 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <HAL_RCC_OscConfig+0x544>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <HAL_RCC_OscConfig+0x544>)
 8001904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800190a:	f7ff fa7f 	bl	8000e0c <HAL_GetTick>
 800190e:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001910:	e00c      	b.n	800192c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001912:	f7ff fa7b 	bl	8000e0c <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d905      	bls.n	800192c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e1bf      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
 8001924:	40021000 	.word	0x40021000
 8001928:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800192c:	4bb1      	ldr	r3, [pc, #708]	; (8001bf4 <HAL_RCC_OscConfig+0x810>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ec      	beq.n	8001912 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d02c      	beq.n	800199e <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8001944:	4bac      	ldr	r3, [pc, #688]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800194a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001956:	49a8      	ldr	r1, [pc, #672]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001958:	4313      	orrs	r3, r2
 800195a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 0304 	and.w	r3, r3, #4
 8001966:	2b00      	cmp	r3, #0
 8001968:	d010      	beq.n	800198c <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800196a:	4ba3      	ldr	r3, [pc, #652]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 800196c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001970:	4aa1      	ldr	r2, [pc, #644]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800197a:	4b9f      	ldr	r3, [pc, #636]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 800197c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001980:	4a9d      	ldr	r2, [pc, #628]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800198a:	e018      	b.n	80019be <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800198c:	4b9a      	ldr	r3, [pc, #616]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 800198e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001992:	4a99      	ldr	r2, [pc, #612]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800199c:	e00f      	b.n	80019be <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800199e:	4b96      	ldr	r3, [pc, #600]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 80019a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019a4:	4a94      	ldr	r2, [pc, #592]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 80019a6:	f023 0301 	bic.w	r3, r3, #1
 80019aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80019ae:	4b92      	ldr	r3, [pc, #584]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 80019b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019b4:	4a90      	ldr	r2, [pc, #576]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 80019b6:	f023 0304 	bic.w	r3, r3, #4
 80019ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d016      	beq.n	80019f4 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c6:	f7ff fa21 	bl	8000e0c <HAL_GetTick>
 80019ca:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019cc:	e00a      	b.n	80019e4 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ce:	f7ff fa1d 	bl	8000e0c <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019dc:	4293      	cmp	r3, r2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e15f      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019e4:	4b84      	ldr	r3, [pc, #528]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 80019e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0ed      	beq.n	80019ce <HAL_RCC_OscConfig+0x5ea>
 80019f2:	e01d      	b.n	8001a30 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f4:	f7ff fa0a 	bl	8000e0c <HAL_GetTick>
 80019f8:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019fa:	e00a      	b.n	8001a12 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019fc:	f7ff fa06 	bl	8000e0c <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e148      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a12:	4b79      	ldr	r3, [pc, #484]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1ed      	bne.n	80019fc <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8001a20:	4b75      	ldr	r3, [pc, #468]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a26:	4a74      	ldr	r2, [pc, #464]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d105      	bne.n	8001a44 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a38:	4b6f      	ldr	r3, [pc, #444]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3c:	4a6e      	ldr	r2, [pc, #440]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a42:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0320 	and.w	r3, r3, #32
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03c      	beq.n	8001aca <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d01c      	beq.n	8001a92 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a58:	4b67      	ldr	r3, [pc, #412]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a5e:	4a66      	ldr	r2, [pc, #408]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a68:	f7ff f9d0 	bl	8000e0c <HAL_GetTick>
 8001a6c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a70:	f7ff f9cc 	bl	8000e0c <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e110      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a82:	4b5d      	ldr	r3, [pc, #372]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0ef      	beq.n	8001a70 <HAL_RCC_OscConfig+0x68c>
 8001a90:	e01b      	b.n	8001aca <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a92:	4b59      	ldr	r3, [pc, #356]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a98:	4a57      	ldr	r2, [pc, #348]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001a9a:	f023 0301 	bic.w	r3, r3, #1
 8001a9e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa2:	f7ff f9b3 	bl	8000e0c <HAL_GetTick>
 8001aa6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001aaa:	f7ff f9af 	bl	8000e0c <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e0f3      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001abc:	4b4e      	ldr	r3, [pc, #312]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1ef      	bne.n	8001aaa <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 80e7 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	f040 80b7 	bne.w	8001c4c <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ade:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f003 0203 	and.w	r2, r3, #3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d124      	bne.n	8001b3c <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afc:	3b01      	subs	r3, #1
 8001afe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d11b      	bne.n	8001b3c <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b0e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d113      	bne.n	8001b3c <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1e:	085b      	lsrs	r3, r3, #1
 8001b20:	3b01      	subs	r3, #1
 8001b22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d109      	bne.n	8001b3c <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	085b      	lsrs	r3, r3, #1
 8001b34:	3b01      	subs	r3, #1
 8001b36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d061      	beq.n	8001c00 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b3c:	6a3b      	ldr	r3, [r7, #32]
 8001b3e:	2b0c      	cmp	r3, #12
 8001b40:	d056      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b42:	4b2d      	ldr	r3, [pc, #180]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a2c      	ldr	r2, [pc, #176]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001b48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b4c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b4e:	f7ff f95d 	bl	8000e0c <HAL_GetTick>
 8001b52:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b56:	f7ff f959 	bl	8000e0c <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e09d      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b68:	4b23      	ldr	r3, [pc, #140]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1f0      	bne.n	8001b56 <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b74:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001b76:	68da      	ldr	r2, [r3, #12]
 8001b78:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <HAL_RCC_OscConfig+0x818>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b84:	3a01      	subs	r2, #1
 8001b86:	0112      	lsls	r2, r2, #4
 8001b88:	4311      	orrs	r1, r2
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b8e:	0212      	lsls	r2, r2, #8
 8001b90:	4311      	orrs	r1, r2
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b96:	0852      	lsrs	r2, r2, #1
 8001b98:	3a01      	subs	r2, #1
 8001b9a:	0552      	lsls	r2, r2, #21
 8001b9c:	4311      	orrs	r1, r2
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ba2:	0852      	lsrs	r2, r2, #1
 8001ba4:	3a01      	subs	r2, #1
 8001ba6:	0652      	lsls	r2, r2, #25
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	4913      	ldr	r1, [pc, #76]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a10      	ldr	r2, [pc, #64]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001bb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001bc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bc6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bc8:	f7ff f920 	bl	8000e0c <HAL_GetTick>
 8001bcc:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff f91c 	bl	8000e0c <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e060      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be2:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_RCC_OscConfig+0x814>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bee:	e058      	b.n	8001ca2 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e057      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
 8001bf4:	40007000 	.word	0x40007000
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c00:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d14a      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c0c:	4b27      	ldr	r3, [pc, #156]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a26      	ldr	r2, [pc, #152]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4a23      	ldr	r2, [pc, #140]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c24:	f7ff f8f2 	bl	8000e0c <HAL_GetTick>
 8001c28:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2c:	f7ff f8ee 	bl	8000e0c <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e032      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0x848>
 8001c4a:	e02a      	b.n	8001ca2 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d025      	beq.n	8001c9e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a15      	ldr	r2, [pc, #84]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c5c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c64:	f023 0303 	bic.w	r3, r3, #3
 8001c68:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	4a0f      	ldr	r2, [pc, #60]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c70:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c74:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c76:	f7ff f8c9 	bl	8000e0c <HAL_GetTick>
 8001c7a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff f8c5 	bl	8000e0c <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e009      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_RCC_OscConfig+0x8c8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f0      	bne.n	8001c7e <HAL_RCC_OscConfig+0x89a>
 8001c9c:	e001      	b.n	8001ca2 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3728      	adds	r7, #40	; 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40021000 	.word	0x40021000

08001cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0c8      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b66      	ldr	r3, [pc, #408]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d910      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b63      	ldr	r3, [pc, #396]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 0207 	bic.w	r2, r3, #7
 8001cda:	4961      	ldr	r1, [pc, #388]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b5f      	ldr	r3, [pc, #380]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0b0      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d04c      	beq.n	8001d9a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d107      	bne.n	8001d18 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d08:	4b56      	ldr	r3, [pc, #344]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d121      	bne.n	8001d58 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e09e      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d107      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d20:	4b50      	ldr	r3, [pc, #320]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d115      	bne.n	8001d58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e092      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d107      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d38:	4b4a      	ldr	r3, [pc, #296]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d109      	bne.n	8001d58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e086      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d48:	4b46      	ldr	r3, [pc, #280]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e07e      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d58:	4b42      	ldr	r3, [pc, #264]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f023 0203 	bic.w	r2, r3, #3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	493f      	ldr	r1, [pc, #252]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d6a:	f7ff f84f 	bl	8000e0c <HAL_GetTick>
 8001d6e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d70:	e00a      	b.n	8001d88 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d72:	f7ff f84b 	bl	8000e0c <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e066      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d88:	4b36      	ldr	r3, [pc, #216]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 020c 	and.w	r2, r3, #12
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d1eb      	bne.n	8001d72 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d008      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da6:	4b2f      	ldr	r3, [pc, #188]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	492c      	ldr	r1, [pc, #176]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001db8:	4b29      	ldr	r3, [pc, #164]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d210      	bcs.n	8001de8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc6:	4b26      	ldr	r3, [pc, #152]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f023 0207 	bic.w	r2, r3, #7
 8001dce:	4924      	ldr	r1, [pc, #144]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd6:	4b22      	ldr	r3, [pc, #136]	; (8001e60 <HAL_RCC_ClockConfig+0x1b0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d001      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e036      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001df4:	4b1b      	ldr	r3, [pc, #108]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4918      	ldr	r1, [pc, #96]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d009      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	4910      	ldr	r1, [pc, #64]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e26:	f000 f825 	bl	8001e74 <HAL_RCC_GetSysClockFreq>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <HAL_RCC_ClockConfig+0x1b4>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	091b      	lsrs	r3, r3, #4
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	490c      	ldr	r1, [pc, #48]	; (8001e68 <HAL_RCC_ClockConfig+0x1b8>)
 8001e38:	5ccb      	ldrb	r3, [r1, r3]
 8001e3a:	f003 031f 	and.w	r3, r3, #31
 8001e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e42:	4a0a      	ldr	r2, [pc, #40]	; (8001e6c <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe ff8e 	bl	8000d6c <HAL_InitTick>
 8001e50:	4603      	mov	r3, r0
 8001e52:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e54:	7afb      	ldrb	r3, [r7, #11]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40022000 	.word	0x40022000
 8001e64:	40021000 	.word	0x40021000
 8001e68:	08004b1c 	.word	0x08004b1c
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	20000004 	.word	0x20000004

08001e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b089      	sub	sp, #36	; 0x24
 8001e78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e82:	4b3e      	ldr	r3, [pc, #248]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e8c:	4b3b      	ldr	r3, [pc, #236]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d005      	beq.n	8001ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	2b0c      	cmp	r3, #12
 8001ea0:	d121      	bne.n	8001ee6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d11e      	bne.n	8001ee6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ea8:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001eb4:	4b31      	ldr	r3, [pc, #196]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eba:	0a1b      	lsrs	r3, r3, #8
 8001ebc:	f003 030f 	and.w	r3, r3, #15
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	e005      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	091b      	lsrs	r3, r3, #4
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ed0:	4a2b      	ldr	r2, [pc, #172]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d10d      	bne.n	8001efc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ee4:	e00a      	b.n	8001efc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d102      	bne.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001eec:	4b25      	ldr	r3, [pc, #148]	; (8001f84 <HAL_RCC_GetSysClockFreq+0x110>)
 8001eee:	61bb      	str	r3, [r7, #24]
 8001ef0:	e004      	b.n	8001efc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ef8:	4b23      	ldr	r3, [pc, #140]	; (8001f88 <HAL_RCC_GetSysClockFreq+0x114>)
 8001efa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	d134      	bne.n	8001f6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f02:	4b1e      	ldr	r3, [pc, #120]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d003      	beq.n	8001f1a <HAL_RCC_GetSysClockFreq+0xa6>
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d003      	beq.n	8001f20 <HAL_RCC_GetSysClockFreq+0xac>
 8001f18:	e005      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f1a:	4b1a      	ldr	r3, [pc, #104]	; (8001f84 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f1c:	617b      	str	r3, [r7, #20]
      break;
 8001f1e:	e005      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f22:	617b      	str	r3, [r7, #20]
      break;
 8001f24:	e002      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	617b      	str	r3, [r7, #20]
      break;
 8001f2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f2c:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	091b      	lsrs	r3, r3, #4
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	3301      	adds	r3, #1
 8001f38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f3a:	4b10      	ldr	r3, [pc, #64]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	fb02 f203 	mul.w	r2, r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f52:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	0e5b      	lsrs	r3, r3, #25
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f6c:	69bb      	ldr	r3, [r7, #24]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3724      	adds	r7, #36	; 0x24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	08004b34 	.word	0x08004b34
 8001f84:	00f42400 	.word	0x00f42400
 8001f88:	007a1200 	.word	0x007a1200

08001f8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f90:	4b03      	ldr	r3, [pc, #12]	; (8001fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f92:	681b      	ldr	r3, [r3, #0]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	20000000 	.word	0x20000000

08001fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001fa8:	f7ff fff0 	bl	8001f8c <HAL_RCC_GetHCLKFreq>
 8001fac:	4602      	mov	r2, r0
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	0a1b      	lsrs	r3, r3, #8
 8001fb4:	f003 0307 	and.w	r3, r3, #7
 8001fb8:	4904      	ldr	r1, [pc, #16]	; (8001fcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fba:	5ccb      	ldrb	r3, [r1, r3]
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	08004b2c 	.word	0x08004b2c

08001fd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fd4:	f7ff ffda 	bl	8001f8c <HAL_RCC_GetHCLKFreq>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	0adb      	lsrs	r3, r3, #11
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	4904      	ldr	r1, [pc, #16]	; (8001ff8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fe6:	5ccb      	ldrb	r3, [r1, r3]
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	08004b2c 	.word	0x08004b2c

08001ffc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002008:	4b2a      	ldr	r3, [pc, #168]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800200a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002014:	f7ff f982 	bl	800131c <HAL_PWREx_GetVoltageRange>
 8002018:	6178      	str	r0, [r7, #20]
 800201a:	e014      	b.n	8002046 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800201c:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800201e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002020:	4a24      	ldr	r2, [pc, #144]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002026:	6593      	str	r3, [r2, #88]	; 0x58
 8002028:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800202a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002034:	f7ff f972 	bl	800131c <HAL_PWREx_GetVoltageRange>
 8002038:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800203a:	4b1e      	ldr	r3, [pc, #120]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203e:	4a1d      	ldr	r2, [pc, #116]	; (80020b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002044:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800204c:	d10b      	bne.n	8002066 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b80      	cmp	r3, #128	; 0x80
 8002052:	d919      	bls.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2ba0      	cmp	r3, #160	; 0xa0
 8002058:	d902      	bls.n	8002060 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800205a:	2302      	movs	r3, #2
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	e013      	b.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002060:	2301      	movs	r3, #1
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	e010      	b.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b80      	cmp	r3, #128	; 0x80
 800206a:	d902      	bls.n	8002072 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800206c:	2303      	movs	r3, #3
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	e00a      	b.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b80      	cmp	r3, #128	; 0x80
 8002076:	d102      	bne.n	800207e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002078:	2302      	movs	r3, #2
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	e004      	b.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b70      	cmp	r3, #112	; 0x70
 8002082:	d101      	bne.n	8002088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002084:	2301      	movs	r3, #1
 8002086:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002088:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f023 0207 	bic.w	r2, r3, #7
 8002090:	4909      	ldr	r1, [pc, #36]	; (80020b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4313      	orrs	r3, r2
 8002096:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d001      	beq.n	80020aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40022000 	.word	0x40022000

080020bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020c4:	2300      	movs	r3, #0
 80020c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020c8:	2300      	movs	r3, #0
 80020ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 809e 	beq.w	8002216 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020da:	2300      	movs	r3, #0
 80020dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020de:	4b46      	ldr	r3, [pc, #280]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80020ee:	2300      	movs	r3, #0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00d      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020f4:	4b40      	ldr	r3, [pc, #256]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f8:	4a3f      	ldr	r2, [pc, #252]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002100:	4b3d      	ldr	r3, [pc, #244]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800210c:	2301      	movs	r3, #1
 800210e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002110:	4b3a      	ldr	r3, [pc, #232]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a39      	ldr	r2, [pc, #228]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800211c:	f7fe fe76 	bl	8000e0c <HAL_GetTick>
 8002120:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002122:	e009      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002124:	f7fe fe72 	bl	8000e0c <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d902      	bls.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	74fb      	strb	r3, [r7, #19]
        break;
 8002136:	e005      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002138:	4b30      	ldr	r3, [pc, #192]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0ef      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d15a      	bne.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800214a:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002150:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002154:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01e      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002160:	697a      	ldr	r2, [r7, #20]
 8002162:	429a      	cmp	r2, r3
 8002164:	d019      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002166:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002170:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002172:	4b21      	ldr	r3, [pc, #132]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002178:	4a1f      	ldr	r2, [pc, #124]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800217a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002182:	4b1d      	ldr	r3, [pc, #116]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002188:	4a1b      	ldr	r2, [pc, #108]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800218a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800218e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002192:	4a19      	ldr	r2, [pc, #100]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d016      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7fe fe32 	bl	8000e0c <HAL_GetTick>
 80021a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021aa:	e00b      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ac:	f7fe fe2e 	bl	8000e0c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d902      	bls.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	74fb      	strb	r3, [r7, #19]
            break;
 80021c2:	e006      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0ec      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80021d2:	7cfb      	ldrb	r3, [r7, #19]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10b      	bne.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d8:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4904      	ldr	r1, [pc, #16]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80021ee:	e009      	b.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021f0:	7cfb      	ldrb	r3, [r7, #19]
 80021f2:	74bb      	strb	r3, [r7, #18]
 80021f4:	e006      	b.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80021f6:	bf00      	nop
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002200:	7cfb      	ldrb	r3, [r7, #19]
 8002202:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002204:	7c7b      	ldrb	r3, [r7, #17]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d105      	bne.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220a:	4b6e      	ldr	r3, [pc, #440]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220e:	4a6d      	ldr	r2, [pc, #436]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002210:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002214:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00a      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002222:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002228:	f023 0203 	bic.w	r2, r3, #3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4964      	ldr	r1, [pc, #400]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002232:	4313      	orrs	r3, r2
 8002234:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d00a      	beq.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002244:	4b5f      	ldr	r3, [pc, #380]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800224a:	f023 020c 	bic.w	r2, r3, #12
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	495c      	ldr	r1, [pc, #368]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002254:	4313      	orrs	r3, r2
 8002256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00a      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002266:	4b57      	ldr	r3, [pc, #348]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002268:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800226c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	4953      	ldr	r1, [pc, #332]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002276:	4313      	orrs	r3, r2
 8002278:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0320 	and.w	r3, r3, #32
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00a      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002288:	4b4e      	ldr	r3, [pc, #312]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	494b      	ldr	r1, [pc, #300]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002298:	4313      	orrs	r3, r2
 800229a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00a      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022aa:	4b46      	ldr	r3, [pc, #280]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	4942      	ldr	r1, [pc, #264]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00a      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022cc:	4b3d      	ldr	r3, [pc, #244]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	493a      	ldr	r1, [pc, #232]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00a      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022ee:	4b35      	ldr	r3, [pc, #212]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	4931      	ldr	r1, [pc, #196]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00a      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002310:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002316:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	4929      	ldr	r1, [pc, #164]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002320:	4313      	orrs	r3, r2
 8002322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00a      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002338:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	4920      	ldr	r1, [pc, #128]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d015      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002354:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002362:	4918      	ldr	r1, [pc, #96]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002364:	4313      	orrs	r3, r2
 8002366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002372:	d105      	bne.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002374:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	4a12      	ldr	r2, [pc, #72]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800237a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800237e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d015      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800238c:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800238e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002392:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239a:	490a      	ldr	r1, [pc, #40]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800239c:	4313      	orrs	r3, r2
 800239e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023aa:	d105      	bne.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	4a04      	ldr	r2, [pc, #16]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000

080023c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e095      	b.n	8002506 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d108      	bne.n	80023f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023ea:	d009      	beq.n	8002400 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	61da      	str	r2, [r3, #28]
 80023f2:	e005      	b.n	8002400 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d106      	bne.n	8002420 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7fe fa36 	bl	800088c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002436:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002440:	d902      	bls.n	8002448 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	e002      	b.n	800244e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002448:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800244c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002456:	d007      	beq.n	8002468 <HAL_SPI_Init+0xa0>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002460:	d002      	beq.n	8002468 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024aa:	ea42 0103 	orr.w	r1, r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	0c1b      	lsrs	r3, r3, #16
 80024c4:	f003 0204 	and.w	r2, r3, #4
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f003 0310 	and.w	r3, r3, #16
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80024e4:	ea42 0103 	orr.w	r1, r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b088      	sub	sp, #32
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4613      	mov	r3, r2
 800251c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002528:	2b01      	cmp	r3, #1
 800252a:	d101      	bne.n	8002530 <HAL_SPI_Transmit+0x22>
 800252c:	2302      	movs	r3, #2
 800252e:	e158      	b.n	80027e2 <HAL_SPI_Transmit+0x2d4>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002538:	f7fe fc68 	bl	8000e0c <HAL_GetTick>
 800253c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b01      	cmp	r3, #1
 800254c:	d002      	beq.n	8002554 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800254e:	2302      	movs	r3, #2
 8002550:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002552:	e13d      	b.n	80027d0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d002      	beq.n	8002560 <HAL_SPI_Transmit+0x52>
 800255a:	88fb      	ldrh	r3, [r7, #6]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002564:	e134      	b.n	80027d0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2203      	movs	r2, #3
 800256a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	88fa      	ldrh	r2, [r7, #6]
 800257e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	88fa      	ldrh	r2, [r7, #6]
 8002584:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2200      	movs	r2, #0
 80025a0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025b0:	d10f      	bne.n	80025d2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025dc:	2b40      	cmp	r3, #64	; 0x40
 80025de:	d007      	beq.n	80025f0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80025f8:	d94b      	bls.n	8002692 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d002      	beq.n	8002608 <HAL_SPI_Transmit+0xfa>
 8002602:	8afb      	ldrh	r3, [r7, #22]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d13e      	bne.n	8002686 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260c:	881a      	ldrh	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	1c9a      	adds	r2, r3, #2
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002622:	b29b      	uxth	r3, r3
 8002624:	3b01      	subs	r3, #1
 8002626:	b29a      	uxth	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800262c:	e02b      	b.n	8002686 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b02      	cmp	r3, #2
 800263a:	d112      	bne.n	8002662 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002640:	881a      	ldrh	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800264c:	1c9a      	adds	r2, r3, #2
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002660:	e011      	b.n	8002686 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002662:	f7fe fbd3 	bl	8000e0c <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	d803      	bhi.n	800267a <HAL_SPI_Transmit+0x16c>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d102      	bne.n	8002680 <HAL_SPI_Transmit+0x172>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d102      	bne.n	8002686 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002684:	e0a4      	b.n	80027d0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800268a:	b29b      	uxth	r3, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1ce      	bne.n	800262e <HAL_SPI_Transmit+0x120>
 8002690:	e07c      	b.n	800278c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_SPI_Transmit+0x192>
 800269a:	8afb      	ldrh	r3, [r7, #22]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d170      	bne.n	8002782 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d912      	bls.n	80026d0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ae:	881a      	ldrh	r2, [r3, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ba:	1c9a      	adds	r2, r3, #2
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b02      	subs	r3, #2
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026ce:	e058      	b.n	8002782 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	330c      	adds	r3, #12
 80026da:	7812      	ldrb	r2, [r2, #0]
 80026dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80026f6:	e044      	b.n	8002782 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b02      	cmp	r3, #2
 8002704:	d12b      	bne.n	800275e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800270a:	b29b      	uxth	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	d912      	bls.n	8002736 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002714:	881a      	ldrh	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002720:	1c9a      	adds	r2, r3, #2
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800272a:	b29b      	uxth	r3, r3
 800272c:	3b02      	subs	r3, #2
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002734:	e025      	b.n	8002782 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	330c      	adds	r3, #12
 8002740:	7812      	ldrb	r2, [r2, #0]
 8002742:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002752:	b29b      	uxth	r3, r3
 8002754:	3b01      	subs	r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800275c:	e011      	b.n	8002782 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800275e:	f7fe fb55 	bl	8000e0c <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d803      	bhi.n	8002776 <HAL_SPI_Transmit+0x268>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002774:	d102      	bne.n	800277c <HAL_SPI_Transmit+0x26e>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d102      	bne.n	8002782 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002780:	e026      	b.n	80027d0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1b5      	bne.n	80026f8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	6839      	ldr	r1, [r7, #0]
 8002790:	68f8      	ldr	r0, [r7, #12]
 8002792:	f000 fcdb 	bl	800314c <SPI_EndRxTxTransaction>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2220      	movs	r2, #32
 80027a0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10a      	bne.n	80027c0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027aa:	2300      	movs	r3, #0
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d002      	beq.n	80027ce <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	77fb      	strb	r3, [r7, #31]
 80027cc:	e000      	b.n	80027d0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80027ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80027e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3720      	adds	r7, #32
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b088      	sub	sp, #32
 80027ee:	af02      	add	r7, sp, #8
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	603b      	str	r3, [r7, #0]
 80027f6:	4613      	mov	r3, r2
 80027f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002806:	d112      	bne.n	800282e <HAL_SPI_Receive+0x44>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10e      	bne.n	800282e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2204      	movs	r2, #4
 8002814:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002818:	88fa      	ldrh	r2, [r7, #6]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	4613      	mov	r3, r2
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	68b9      	ldr	r1, [r7, #8]
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 f910 	bl	8002a4a <HAL_SPI_TransmitReceive>
 800282a:	4603      	mov	r3, r0
 800282c:	e109      	b.n	8002a42 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_SPI_Receive+0x52>
 8002838:	2302      	movs	r3, #2
 800283a:	e102      	b.n	8002a42 <HAL_SPI_Receive+0x258>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002844:	f7fe fae2 	bl	8000e0c <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d002      	beq.n	800285c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002856:	2302      	movs	r3, #2
 8002858:	75fb      	strb	r3, [r7, #23]
    goto error;
 800285a:	e0e9      	b.n	8002a30 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_SPI_Receive+0x7e>
 8002862:	88fb      	ldrh	r3, [r7, #6]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800286c:	e0e0      	b.n	8002a30 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2204      	movs	r2, #4
 8002872:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	88fa      	ldrh	r2, [r7, #6]
 8002886:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	88fa      	ldrh	r2, [r7, #6]
 800288e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80028b8:	d908      	bls.n	80028cc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	e007      	b.n	80028dc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685a      	ldr	r2, [r3, #4]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028da:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028e4:	d10f      	bne.n	8002906 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002904:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002910:	2b40      	cmp	r3, #64	; 0x40
 8002912:	d007      	beq.n	8002924 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002922:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800292c:	d867      	bhi.n	80029fe <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800292e:	e030      	b.n	8002992 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b01      	cmp	r3, #1
 800293c:	d117      	bne.n	800296e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f103 020c 	add.w	r2, r3, #12
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	7812      	ldrb	r2, [r2, #0]
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002960:	b29b      	uxth	r3, r3
 8002962:	3b01      	subs	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800296c:	e011      	b.n	8002992 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800296e:	f7fe fa4d 	bl	8000e0c <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d803      	bhi.n	8002986 <HAL_SPI_Receive+0x19c>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d102      	bne.n	800298c <HAL_SPI_Receive+0x1a2>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d102      	bne.n	8002992 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002990:	e04e      	b.n	8002a30 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002998:	b29b      	uxth	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1c8      	bne.n	8002930 <HAL_SPI_Receive+0x146>
 800299e:	e034      	b.n	8002a0a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d115      	bne.n	80029da <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	b292      	uxth	r2, r2
 80029ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	1c9a      	adds	r2, r3, #2
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80029d8:	e011      	b.n	80029fe <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029da:	f7fe fa17 	bl	8000e0c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d803      	bhi.n	80029f2 <HAL_SPI_Receive+0x208>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f0:	d102      	bne.n	80029f8 <HAL_SPI_Receive+0x20e>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d102      	bne.n	80029fe <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80029fc:	e018      	b.n	8002a30 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1ca      	bne.n	80029a0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	6839      	ldr	r1, [r7, #0]
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 fb44 	bl	800309c <SPI_EndRxTransaction>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	75fb      	strb	r3, [r7, #23]
 8002a2c:	e000      	b.n	8002a30 <HAL_SPI_Receive+0x246>
  }

error :
 8002a2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3718      	adds	r7, #24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b08a      	sub	sp, #40	; 0x28
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_SPI_TransmitReceive+0x26>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e1fb      	b.n	8002e68 <HAL_SPI_TransmitReceive+0x41e>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a78:	f7fe f9c8 	bl	8000e0c <HAL_GetTick>
 8002a7c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002a84:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002a8c:	887b      	ldrh	r3, [r7, #2]
 8002a8e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002a90:	887b      	ldrh	r3, [r7, #2]
 8002a92:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a94:	7efb      	ldrb	r3, [r7, #27]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d00e      	beq.n	8002ab8 <HAL_SPI_TransmitReceive+0x6e>
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002aa0:	d106      	bne.n	8002ab0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d102      	bne.n	8002ab0 <HAL_SPI_TransmitReceive+0x66>
 8002aaa:	7efb      	ldrb	r3, [r7, #27]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d003      	beq.n	8002ab8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002ab6:	e1cd      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_SPI_TransmitReceive+0x80>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d002      	beq.n	8002aca <HAL_SPI_TransmitReceive+0x80>
 8002ac4:	887b      	ldrh	r3, [r7, #2]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d103      	bne.n	8002ad2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002ad0:	e1c0      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	d003      	beq.n	8002ae6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2205      	movs	r2, #5
 8002ae2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	887a      	ldrh	r2, [r7, #2]
 8002af6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	887a      	ldrh	r2, [r7, #2]
 8002afe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	887a      	ldrh	r2, [r7, #2]
 8002b0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	887a      	ldrh	r2, [r7, #2]
 8002b12:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b28:	d802      	bhi.n	8002b30 <HAL_SPI_TransmitReceive+0xe6>
 8002b2a:	8a3b      	ldrh	r3, [r7, #16]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d908      	bls.n	8002b42 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b3e:	605a      	str	r2, [r3, #4]
 8002b40:	e007      	b.n	8002b52 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b50:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5c:	2b40      	cmp	r3, #64	; 0x40
 8002b5e:	d007      	beq.n	8002b70 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b78:	d97c      	bls.n	8002c74 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <HAL_SPI_TransmitReceive+0x13e>
 8002b82:	8a7b      	ldrh	r3, [r7, #18]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d169      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8c:	881a      	ldrh	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	1c9a      	adds	r2, r3, #2
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bac:	e056      	b.n	8002c5c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d11b      	bne.n	8002bf4 <HAL_SPI_TransmitReceive+0x1aa>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d016      	beq.n	8002bf4 <HAL_SPI_TransmitReceive+0x1aa>
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d113      	bne.n	8002bf4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd0:	881a      	ldrh	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bdc:	1c9a      	adds	r2, r3, #2
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d11c      	bne.n	8002c3c <HAL_SPI_TransmitReceive+0x1f2>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d016      	beq.n	8002c3c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68da      	ldr	r2, [r3, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	b292      	uxth	r2, r2
 8002c1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	1c9a      	adds	r2, r3, #2
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c3c:	f7fe f8e6 	bl	8000e0c <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d807      	bhi.n	8002c5c <HAL_SPI_TransmitReceive+0x212>
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c52:	d003      	beq.n	8002c5c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002c5a:	e0fb      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1a3      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x164>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d19d      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x164>
 8002c72:	e0df      	b.n	8002e34 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_SPI_TransmitReceive+0x23a>
 8002c7c:	8a7b      	ldrh	r3, [r7, #18]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	f040 80cb 	bne.w	8002e1a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d912      	bls.n	8002cb4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c92:	881a      	ldrh	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9e:	1c9a      	adds	r2, r3, #2
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	3b02      	subs	r3, #2
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002cb2:	e0b2      	b.n	8002e1a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	330c      	adds	r3, #12
 8002cbe:	7812      	ldrb	r2, [r2, #0]
 8002cc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cda:	e09e      	b.n	8002e1a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d134      	bne.n	8002d54 <HAL_SPI_TransmitReceive+0x30a>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d02f      	beq.n	8002d54 <HAL_SPI_TransmitReceive+0x30a>
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d12c      	bne.n	8002d54 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d912      	bls.n	8002d2a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d08:	881a      	ldrh	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d14:	1c9a      	adds	r2, r3, #2
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	3b02      	subs	r3, #2
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d28:	e012      	b.n	8002d50 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	330c      	adds	r3, #12
 8002d34:	7812      	ldrb	r2, [r2, #0]
 8002d36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d148      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x3aa>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d042      	beq.n	8002df4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d923      	bls.n	8002dc2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	b292      	uxth	r2, r2
 8002d86:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	1c9a      	adds	r2, r3, #2
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b02      	subs	r3, #2
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d81f      	bhi.n	8002df0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002dbe:	605a      	str	r2, [r3, #4]
 8002dc0:	e016      	b.n	8002df0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f103 020c 	add.w	r2, r3, #12
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	7812      	ldrb	r2, [r2, #0]
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002df0:	2301      	movs	r3, #1
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002df4:	f7fe f80a 	bl	8000e0c <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d803      	bhi.n	8002e0c <HAL_SPI_TransmitReceive+0x3c2>
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0a:	d102      	bne.n	8002e12 <HAL_SPI_TransmitReceive+0x3c8>
 8002e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d103      	bne.n	8002e1a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002e18:	e01c      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f47f af5b 	bne.w	8002cdc <HAL_SPI_TransmitReceive+0x292>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f47f af54 	bne.w	8002cdc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e34:	69fa      	ldr	r2, [r7, #28]
 8002e36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 f987 	bl	800314c <SPI_EndRxTxTransaction>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d006      	beq.n	8002e52 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	661a      	str	r2, [r3, #96]	; 0x60
 8002e50:	e000      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002e52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002e64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3728      	adds	r7, #40	; 0x28
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e80:	f7fd ffc4 	bl	8000e0c <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e88:	1a9b      	subs	r3, r3, r2
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e90:	f7fd ffbc 	bl	8000e0c <HAL_GetTick>
 8002e94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e96:	4b39      	ldr	r3, [pc, #228]	; (8002f7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	015b      	lsls	r3, r3, #5
 8002e9c:	0d1b      	lsrs	r3, r3, #20
 8002e9e:	69fa      	ldr	r2, [r7, #28]
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ea6:	e054      	b.n	8002f52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eae:	d050      	beq.n	8002f52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002eb0:	f7fd ffac 	bl	8000e0c <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	69fa      	ldr	r2, [r7, #28]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d902      	bls.n	8002ec6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d13d      	bne.n	8002f42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ed4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ede:	d111      	bne.n	8002f04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ee8:	d004      	beq.n	8002ef4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef2:	d107      	bne.n	8002f04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f0c:	d10f      	bne.n	8002f2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e017      	b.n	8002f72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	bf0c      	ite	eq
 8002f62:	2301      	moveq	r3, #1
 8002f64:	2300      	movne	r3, #0
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	461a      	mov	r2, r3
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d19b      	bne.n	8002ea8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3720      	adds	r7, #32
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000000 	.word	0x20000000

08002f80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b088      	sub	sp, #32
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002f8e:	f7fd ff3d 	bl	8000e0c <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f9e:	f7fd ff35 	bl	8000e0c <HAL_GetTick>
 8002fa2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002fa4:	4b3c      	ldr	r3, [pc, #240]	; (8003098 <SPI_WaitFifoStateUntilTimeout+0x118>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4413      	add	r3, r2
 8002fae:	00da      	lsls	r2, r3, #3
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	0d1b      	lsrs	r3, r3, #20
 8002fb4:	69fa      	ldr	r2, [r7, #28]
 8002fb6:	fb02 f303 	mul.w	r3, r2, r3
 8002fba:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8002fbc:	e05f      	b.n	800307e <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002fc4:	d106      	bne.n	8002fd4 <SPI_WaitFifoStateUntilTimeout+0x54>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d103      	bne.n	8002fd4 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fda:	d050      	beq.n	800307e <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fdc:	f7fd ff16 	bl	8000e0c <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d902      	bls.n	8002ff2 <SPI_WaitFifoStateUntilTimeout+0x72>
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d13d      	bne.n	800306e <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800300a:	d111      	bne.n	8003030 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003014:	d004      	beq.n	8003020 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800301e:	d107      	bne.n	8003030 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800302e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003038:	d10f      	bne.n	800305a <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e010      	b.n	8003090 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d101      	bne.n	8003078 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8003074:	2300      	movs	r3, #0
 8003076:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	3b01      	subs	r3, #1
 800307c:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	4013      	ands	r3, r2
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	429a      	cmp	r2, r3
 800308c:	d197      	bne.n	8002fbe <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000000 	.word	0x20000000

0800309c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030b0:	d111      	bne.n	80030d6 <SPI_EndRxTransaction+0x3a>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ba:	d004      	beq.n	80030c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c4:	d107      	bne.n	80030d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2200      	movs	r2, #0
 80030de:	2180      	movs	r1, #128	; 0x80
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	f7ff fec5 	bl	8002e70 <SPI_WaitFlagStateUntilTimeout>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d007      	beq.n	80030fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f0:	f043 0220 	orr.w	r2, r3, #32
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e023      	b.n	8003144 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003104:	d11d      	bne.n	8003142 <SPI_EndRxTransaction+0xa6>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800310e:	d004      	beq.n	800311a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003118:	d113      	bne.n	8003142 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	2200      	movs	r2, #0
 8003122:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f7ff ff2a 	bl	8002f80 <SPI_WaitFifoStateUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d007      	beq.n	8003142 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003136:	f043 0220 	orr.w	r2, r3, #32
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e000      	b.n	8003144 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	2200      	movs	r2, #0
 8003160:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f7ff ff0b 	bl	8002f80 <SPI_WaitFifoStateUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003174:	f043 0220 	orr.w	r2, r3, #32
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e027      	b.n	80031d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	2200      	movs	r2, #0
 8003188:	2180      	movs	r1, #128	; 0x80
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f7ff fe70 	bl	8002e70 <SPI_WaitFlagStateUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d007      	beq.n	80031a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800319a:	f043 0220 	orr.w	r2, r3, #32
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e014      	b.n	80031d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f7ff fee4 	bl	8002f80 <SPI_WaitFifoStateUntilTimeout>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c2:	f043 0220 	orr.w	r2, r3, #32
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e000      	b.n	80031d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e040      	b.n	800326c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d106      	bne.n	8003200 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7fd fcfc 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2224      	movs	r2, #36	; 0x24
 8003204:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0201 	bic.w	r2, r2, #1
 8003214:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f8c0 	bl	800339c <UART_SetConfig>
 800321c:	4603      	mov	r3, r0
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e022      	b.n	800326c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fae8 	bl	8003804 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003242:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689a      	ldr	r2, [r3, #8]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003252:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f042 0201 	orr.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 fb6f 	bl	8003948 <UART_CheckIdleState>
 800326a:	4603      	mov	r3, r0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b08a      	sub	sp, #40	; 0x28
 8003278:	af02      	add	r7, sp, #8
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	4613      	mov	r3, r2
 8003282:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003288:	2b20      	cmp	r3, #32
 800328a:	f040 8081 	bne.w	8003390 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <HAL_UART_Transmit+0x26>
 8003294:	88fb      	ldrh	r3, [r7, #6]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e079      	b.n	8003392 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d101      	bne.n	80032ac <HAL_UART_Transmit+0x38>
 80032a8:	2302      	movs	r3, #2
 80032aa:	e072      	b.n	8003392 <HAL_UART_Transmit+0x11e>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2221      	movs	r2, #33	; 0x21
 80032be:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80032c0:	f7fd fda4 	bl	8000e0c <HAL_GetTick>
 80032c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	88fa      	ldrh	r2, [r7, #6]
 80032ca:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	88fa      	ldrh	r2, [r7, #6]
 80032d2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032de:	d108      	bne.n	80032f2 <HAL_UART_Transmit+0x7e>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d104      	bne.n	80032f2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80032e8:	2300      	movs	r3, #0
 80032ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	61bb      	str	r3, [r7, #24]
 80032f0:	e003      	b.n	80032fa <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003302:	e02d      	b.n	8003360 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2200      	movs	r2, #0
 800330c:	2180      	movs	r1, #128	; 0x80
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fb5f 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e039      	b.n	8003392 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10b      	bne.n	800333c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	881a      	ldrh	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003330:	b292      	uxth	r2, r2
 8003332:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	3302      	adds	r3, #2
 8003338:	61bb      	str	r3, [r7, #24]
 800333a:	e008      	b.n	800334e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	781a      	ldrb	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b292      	uxth	r2, r2
 8003346:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	3301      	adds	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1cb      	bne.n	8003304 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2200      	movs	r2, #0
 8003374:	2140      	movs	r1, #64	; 0x40
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 fb2b 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e005      	b.n	8003392 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2220      	movs	r2, #32
 800338a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800338c:	2300      	movs	r3, #0
 800338e:	e000      	b.n	8003392 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003390:	2302      	movs	r3, #2
  }
}
 8003392:	4618      	mov	r0, r3
 8003394:	3720      	adds	r7, #32
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800339c:	b5b0      	push	{r4, r5, r7, lr}
 800339e:	b088      	sub	sp, #32
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	431a      	orrs	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	4313      	orrs	r3, r2
 80033be:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4baa      	ldr	r3, [pc, #680]	; (8003670 <UART_SetConfig+0x2d4>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	69f9      	ldr	r1, [r7, #28]
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a9f      	ldr	r2, [pc, #636]	; (8003674 <UART_SetConfig+0x2d8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d004      	beq.n	8003404 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	69fa      	ldr	r2, [r7, #28]
 8003400:	4313      	orrs	r3, r2
 8003402:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	430a      	orrs	r2, r1
 8003416:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a96      	ldr	r2, [pc, #600]	; (8003678 <UART_SetConfig+0x2dc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d121      	bne.n	8003466 <UART_SetConfig+0xca>
 8003422:	4b96      	ldr	r3, [pc, #600]	; (800367c <UART_SetConfig+0x2e0>)
 8003424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003428:	f003 0303 	and.w	r3, r3, #3
 800342c:	2b03      	cmp	r3, #3
 800342e:	d817      	bhi.n	8003460 <UART_SetConfig+0xc4>
 8003430:	a201      	add	r2, pc, #4	; (adr r2, 8003438 <UART_SetConfig+0x9c>)
 8003432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003436:	bf00      	nop
 8003438:	08003449 	.word	0x08003449
 800343c:	08003455 	.word	0x08003455
 8003440:	0800344f 	.word	0x0800344f
 8003444:	0800345b 	.word	0x0800345b
 8003448:	2301      	movs	r3, #1
 800344a:	76fb      	strb	r3, [r7, #27]
 800344c:	e096      	b.n	800357c <UART_SetConfig+0x1e0>
 800344e:	2302      	movs	r3, #2
 8003450:	76fb      	strb	r3, [r7, #27]
 8003452:	e093      	b.n	800357c <UART_SetConfig+0x1e0>
 8003454:	2304      	movs	r3, #4
 8003456:	76fb      	strb	r3, [r7, #27]
 8003458:	e090      	b.n	800357c <UART_SetConfig+0x1e0>
 800345a:	2308      	movs	r3, #8
 800345c:	76fb      	strb	r3, [r7, #27]
 800345e:	e08d      	b.n	800357c <UART_SetConfig+0x1e0>
 8003460:	2310      	movs	r3, #16
 8003462:	76fb      	strb	r3, [r7, #27]
 8003464:	e08a      	b.n	800357c <UART_SetConfig+0x1e0>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a85      	ldr	r2, [pc, #532]	; (8003680 <UART_SetConfig+0x2e4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d132      	bne.n	80034d6 <UART_SetConfig+0x13a>
 8003470:	4b82      	ldr	r3, [pc, #520]	; (800367c <UART_SetConfig+0x2e0>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003476:	f003 030c 	and.w	r3, r3, #12
 800347a:	2b0c      	cmp	r3, #12
 800347c:	d828      	bhi.n	80034d0 <UART_SetConfig+0x134>
 800347e:	a201      	add	r2, pc, #4	; (adr r2, 8003484 <UART_SetConfig+0xe8>)
 8003480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003484:	080034b9 	.word	0x080034b9
 8003488:	080034d1 	.word	0x080034d1
 800348c:	080034d1 	.word	0x080034d1
 8003490:	080034d1 	.word	0x080034d1
 8003494:	080034c5 	.word	0x080034c5
 8003498:	080034d1 	.word	0x080034d1
 800349c:	080034d1 	.word	0x080034d1
 80034a0:	080034d1 	.word	0x080034d1
 80034a4:	080034bf 	.word	0x080034bf
 80034a8:	080034d1 	.word	0x080034d1
 80034ac:	080034d1 	.word	0x080034d1
 80034b0:	080034d1 	.word	0x080034d1
 80034b4:	080034cb 	.word	0x080034cb
 80034b8:	2300      	movs	r3, #0
 80034ba:	76fb      	strb	r3, [r7, #27]
 80034bc:	e05e      	b.n	800357c <UART_SetConfig+0x1e0>
 80034be:	2302      	movs	r3, #2
 80034c0:	76fb      	strb	r3, [r7, #27]
 80034c2:	e05b      	b.n	800357c <UART_SetConfig+0x1e0>
 80034c4:	2304      	movs	r3, #4
 80034c6:	76fb      	strb	r3, [r7, #27]
 80034c8:	e058      	b.n	800357c <UART_SetConfig+0x1e0>
 80034ca:	2308      	movs	r3, #8
 80034cc:	76fb      	strb	r3, [r7, #27]
 80034ce:	e055      	b.n	800357c <UART_SetConfig+0x1e0>
 80034d0:	2310      	movs	r3, #16
 80034d2:	76fb      	strb	r3, [r7, #27]
 80034d4:	e052      	b.n	800357c <UART_SetConfig+0x1e0>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a6a      	ldr	r2, [pc, #424]	; (8003684 <UART_SetConfig+0x2e8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d120      	bne.n	8003522 <UART_SetConfig+0x186>
 80034e0:	4b66      	ldr	r3, [pc, #408]	; (800367c <UART_SetConfig+0x2e0>)
 80034e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80034ea:	2b30      	cmp	r3, #48	; 0x30
 80034ec:	d013      	beq.n	8003516 <UART_SetConfig+0x17a>
 80034ee:	2b30      	cmp	r3, #48	; 0x30
 80034f0:	d814      	bhi.n	800351c <UART_SetConfig+0x180>
 80034f2:	2b20      	cmp	r3, #32
 80034f4:	d009      	beq.n	800350a <UART_SetConfig+0x16e>
 80034f6:	2b20      	cmp	r3, #32
 80034f8:	d810      	bhi.n	800351c <UART_SetConfig+0x180>
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d002      	beq.n	8003504 <UART_SetConfig+0x168>
 80034fe:	2b10      	cmp	r3, #16
 8003500:	d006      	beq.n	8003510 <UART_SetConfig+0x174>
 8003502:	e00b      	b.n	800351c <UART_SetConfig+0x180>
 8003504:	2300      	movs	r3, #0
 8003506:	76fb      	strb	r3, [r7, #27]
 8003508:	e038      	b.n	800357c <UART_SetConfig+0x1e0>
 800350a:	2302      	movs	r3, #2
 800350c:	76fb      	strb	r3, [r7, #27]
 800350e:	e035      	b.n	800357c <UART_SetConfig+0x1e0>
 8003510:	2304      	movs	r3, #4
 8003512:	76fb      	strb	r3, [r7, #27]
 8003514:	e032      	b.n	800357c <UART_SetConfig+0x1e0>
 8003516:	2308      	movs	r3, #8
 8003518:	76fb      	strb	r3, [r7, #27]
 800351a:	e02f      	b.n	800357c <UART_SetConfig+0x1e0>
 800351c:	2310      	movs	r3, #16
 800351e:	76fb      	strb	r3, [r7, #27]
 8003520:	e02c      	b.n	800357c <UART_SetConfig+0x1e0>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a53      	ldr	r2, [pc, #332]	; (8003674 <UART_SetConfig+0x2d8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d125      	bne.n	8003578 <UART_SetConfig+0x1dc>
 800352c:	4b53      	ldr	r3, [pc, #332]	; (800367c <UART_SetConfig+0x2e0>)
 800352e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003532:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003536:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800353a:	d017      	beq.n	800356c <UART_SetConfig+0x1d0>
 800353c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003540:	d817      	bhi.n	8003572 <UART_SetConfig+0x1d6>
 8003542:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003546:	d00b      	beq.n	8003560 <UART_SetConfig+0x1c4>
 8003548:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800354c:	d811      	bhi.n	8003572 <UART_SetConfig+0x1d6>
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <UART_SetConfig+0x1be>
 8003552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003556:	d006      	beq.n	8003566 <UART_SetConfig+0x1ca>
 8003558:	e00b      	b.n	8003572 <UART_SetConfig+0x1d6>
 800355a:	2300      	movs	r3, #0
 800355c:	76fb      	strb	r3, [r7, #27]
 800355e:	e00d      	b.n	800357c <UART_SetConfig+0x1e0>
 8003560:	2302      	movs	r3, #2
 8003562:	76fb      	strb	r3, [r7, #27]
 8003564:	e00a      	b.n	800357c <UART_SetConfig+0x1e0>
 8003566:	2304      	movs	r3, #4
 8003568:	76fb      	strb	r3, [r7, #27]
 800356a:	e007      	b.n	800357c <UART_SetConfig+0x1e0>
 800356c:	2308      	movs	r3, #8
 800356e:	76fb      	strb	r3, [r7, #27]
 8003570:	e004      	b.n	800357c <UART_SetConfig+0x1e0>
 8003572:	2310      	movs	r3, #16
 8003574:	76fb      	strb	r3, [r7, #27]
 8003576:	e001      	b.n	800357c <UART_SetConfig+0x1e0>
 8003578:	2310      	movs	r3, #16
 800357a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a3c      	ldr	r2, [pc, #240]	; (8003674 <UART_SetConfig+0x2d8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	f040 8082 	bne.w	800368c <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003588:	7efb      	ldrb	r3, [r7, #27]
 800358a:	2b08      	cmp	r3, #8
 800358c:	d823      	bhi.n	80035d6 <UART_SetConfig+0x23a>
 800358e:	a201      	add	r2, pc, #4	; (adr r2, 8003594 <UART_SetConfig+0x1f8>)
 8003590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003594:	080035b9 	.word	0x080035b9
 8003598:	080035d7 	.word	0x080035d7
 800359c:	080035c1 	.word	0x080035c1
 80035a0:	080035d7 	.word	0x080035d7
 80035a4:	080035c7 	.word	0x080035c7
 80035a8:	080035d7 	.word	0x080035d7
 80035ac:	080035d7 	.word	0x080035d7
 80035b0:	080035d7 	.word	0x080035d7
 80035b4:	080035cf 	.word	0x080035cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035b8:	f7fe fcf4 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 80035bc:	6178      	str	r0, [r7, #20]
        break;
 80035be:	e00f      	b.n	80035e0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035c0:	4b31      	ldr	r3, [pc, #196]	; (8003688 <UART_SetConfig+0x2ec>)
 80035c2:	617b      	str	r3, [r7, #20]
        break;
 80035c4:	e00c      	b.n	80035e0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c6:	f7fe fc55 	bl	8001e74 <HAL_RCC_GetSysClockFreq>
 80035ca:	6178      	str	r0, [r7, #20]
        break;
 80035cc:	e008      	b.n	80035e0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035d2:	617b      	str	r3, [r7, #20]
        break;
 80035d4:	e004      	b.n	80035e0 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	76bb      	strb	r3, [r7, #26]
        break;
 80035de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 8100 	beq.w	80037e8 <UART_SetConfig+0x44c>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d305      	bcc.n	8003604 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	429a      	cmp	r2, r3
 8003602:	d902      	bls.n	800360a <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	76bb      	strb	r3, [r7, #26]
 8003608:	e0ee      	b.n	80037e8 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	4618      	mov	r0, r3
 800360e:	f04f 0100 	mov.w	r1, #0
 8003612:	f04f 0200 	mov.w	r2, #0
 8003616:	f04f 0300 	mov.w	r3, #0
 800361a:	020b      	lsls	r3, r1, #8
 800361c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003620:	0202      	lsls	r2, r0, #8
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	6849      	ldr	r1, [r1, #4]
 8003626:	0849      	lsrs	r1, r1, #1
 8003628:	4608      	mov	r0, r1
 800362a:	f04f 0100 	mov.w	r1, #0
 800362e:	1814      	adds	r4, r2, r0
 8003630:	eb43 0501 	adc.w	r5, r3, r1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	461a      	mov	r2, r3
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	4620      	mov	r0, r4
 8003640:	4629      	mov	r1, r5
 8003642:	f7fc fe15 	bl	8000270 <__aeabi_uldivmod>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4613      	mov	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003654:	d308      	bcc.n	8003668 <UART_SetConfig+0x2cc>
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800365c:	d204      	bcs.n	8003668 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	e0bf      	b.n	80037e8 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	76bb      	strb	r3, [r7, #26]
 800366c:	e0bc      	b.n	80037e8 <UART_SetConfig+0x44c>
 800366e:	bf00      	nop
 8003670:	efff69f3 	.word	0xefff69f3
 8003674:	40008000 	.word	0x40008000
 8003678:	40013800 	.word	0x40013800
 800367c:	40021000 	.word	0x40021000
 8003680:	40004400 	.word	0x40004400
 8003684:	40004800 	.word	0x40004800
 8003688:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003694:	d15c      	bne.n	8003750 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8003696:	7efb      	ldrb	r3, [r7, #27]
 8003698:	2b08      	cmp	r3, #8
 800369a:	d828      	bhi.n	80036ee <UART_SetConfig+0x352>
 800369c:	a201      	add	r2, pc, #4	; (adr r2, 80036a4 <UART_SetConfig+0x308>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	080036c9 	.word	0x080036c9
 80036a8:	080036d1 	.word	0x080036d1
 80036ac:	080036d9 	.word	0x080036d9
 80036b0:	080036ef 	.word	0x080036ef
 80036b4:	080036df 	.word	0x080036df
 80036b8:	080036ef 	.word	0x080036ef
 80036bc:	080036ef 	.word	0x080036ef
 80036c0:	080036ef 	.word	0x080036ef
 80036c4:	080036e7 	.word	0x080036e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036c8:	f7fe fc6c 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 80036cc:	6178      	str	r0, [r7, #20]
        break;
 80036ce:	e013      	b.n	80036f8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036d0:	f7fe fc7e 	bl	8001fd0 <HAL_RCC_GetPCLK2Freq>
 80036d4:	6178      	str	r0, [r7, #20]
        break;
 80036d6:	e00f      	b.n	80036f8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036d8:	4b49      	ldr	r3, [pc, #292]	; (8003800 <UART_SetConfig+0x464>)
 80036da:	617b      	str	r3, [r7, #20]
        break;
 80036dc:	e00c      	b.n	80036f8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036de:	f7fe fbc9 	bl	8001e74 <HAL_RCC_GetSysClockFreq>
 80036e2:	6178      	str	r0, [r7, #20]
        break;
 80036e4:	e008      	b.n	80036f8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036ea:	617b      	str	r3, [r7, #20]
        break;
 80036ec:	e004      	b.n	80036f8 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	76bb      	strb	r3, [r7, #26]
        break;
 80036f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d074      	beq.n	80037e8 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	005a      	lsls	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	085b      	lsrs	r3, r3, #1
 8003708:	441a      	add	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003712:	b29b      	uxth	r3, r3
 8003714:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2b0f      	cmp	r3, #15
 800371a:	d916      	bls.n	800374a <UART_SetConfig+0x3ae>
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003722:	d212      	bcs.n	800374a <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	b29b      	uxth	r3, r3
 8003728:	f023 030f 	bic.w	r3, r3, #15
 800372c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	085b      	lsrs	r3, r3, #1
 8003732:	b29b      	uxth	r3, r3
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	b29a      	uxth	r2, r3
 800373a:	89fb      	ldrh	r3, [r7, #14]
 800373c:	4313      	orrs	r3, r2
 800373e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	89fa      	ldrh	r2, [r7, #14]
 8003746:	60da      	str	r2, [r3, #12]
 8003748:	e04e      	b.n	80037e8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	76bb      	strb	r3, [r7, #26]
 800374e:	e04b      	b.n	80037e8 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003750:	7efb      	ldrb	r3, [r7, #27]
 8003752:	2b08      	cmp	r3, #8
 8003754:	d827      	bhi.n	80037a6 <UART_SetConfig+0x40a>
 8003756:	a201      	add	r2, pc, #4	; (adr r2, 800375c <UART_SetConfig+0x3c0>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	08003781 	.word	0x08003781
 8003760:	08003789 	.word	0x08003789
 8003764:	08003791 	.word	0x08003791
 8003768:	080037a7 	.word	0x080037a7
 800376c:	08003797 	.word	0x08003797
 8003770:	080037a7 	.word	0x080037a7
 8003774:	080037a7 	.word	0x080037a7
 8003778:	080037a7 	.word	0x080037a7
 800377c:	0800379f 	.word	0x0800379f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003780:	f7fe fc10 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8003784:	6178      	str	r0, [r7, #20]
        break;
 8003786:	e013      	b.n	80037b0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003788:	f7fe fc22 	bl	8001fd0 <HAL_RCC_GetPCLK2Freq>
 800378c:	6178      	str	r0, [r7, #20]
        break;
 800378e:	e00f      	b.n	80037b0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003790:	4b1b      	ldr	r3, [pc, #108]	; (8003800 <UART_SetConfig+0x464>)
 8003792:	617b      	str	r3, [r7, #20]
        break;
 8003794:	e00c      	b.n	80037b0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003796:	f7fe fb6d 	bl	8001e74 <HAL_RCC_GetSysClockFreq>
 800379a:	6178      	str	r0, [r7, #20]
        break;
 800379c:	e008      	b.n	80037b0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800379e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037a2:	617b      	str	r3, [r7, #20]
        break;
 80037a4:	e004      	b.n	80037b0 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	76bb      	strb	r3, [r7, #26]
        break;
 80037ae:	bf00      	nop
    }

    if (pclk != 0U)
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d018      	beq.n	80037e8 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	085a      	lsrs	r2, r3, #1
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	441a      	add	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	2b0f      	cmp	r3, #15
 80037d0:	d908      	bls.n	80037e4 <UART_SetConfig+0x448>
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d8:	d204      	bcs.n	80037e4 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	e001      	b.n	80037e8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80037f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bdb0      	pop	{r4, r5, r7, pc}
 80037fe:	bf00      	nop
 8003800:	00f42400 	.word	0x00f42400

08003804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00a      	beq.n	800382e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	f003 0310 	and.w	r3, r3, #16
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d01a      	beq.n	800391a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003902:	d10a      	bne.n	800391a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	605a      	str	r2, [r3, #4]
  }
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af02      	add	r7, sp, #8
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003956:	f7fd fa59 	bl	8000e0c <HAL_GetTick>
 800395a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0308 	and.w	r3, r3, #8
 8003966:	2b08      	cmp	r3, #8
 8003968:	d10e      	bne.n	8003988 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800396a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f000 f82a 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e020      	b.n	80039ca <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	2b04      	cmp	r3, #4
 8003994:	d10e      	bne.n	80039b4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003996:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 f814 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e00a      	b.n	80039ca <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4613      	mov	r3, r2
 80039e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e2:	e05d      	b.n	8003aa0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ea:	d059      	beq.n	8003aa0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ec:	f7fd fa0e 	bl	8000e0c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d302      	bcc.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x30>
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d11b      	bne.n	8003a3a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a10:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0201 	bic.w	r2, r2, #1
 8003a20:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e042      	b.n	8003ac0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d02b      	beq.n	8003aa0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a56:	d123      	bne.n	8003aa0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a60:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a70:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0201 	bic.w	r2, r2, #1
 8003a80:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2220      	movs	r2, #32
 8003a92:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e00f      	b.n	8003ac0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69da      	ldr	r2, [r3, #28]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	bf0c      	ite	eq
 8003ab0:	2301      	moveq	r3, #1
 8003ab2:	2300      	movne	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d092      	beq.n	80039e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <__errno>:
 8003ac8:	4b01      	ldr	r3, [pc, #4]	; (8003ad0 <__errno+0x8>)
 8003aca:	6818      	ldr	r0, [r3, #0]
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	2000000c 	.word	0x2000000c

08003ad4 <__libc_init_array>:
 8003ad4:	b570      	push	{r4, r5, r6, lr}
 8003ad6:	4d0d      	ldr	r5, [pc, #52]	; (8003b0c <__libc_init_array+0x38>)
 8003ad8:	4c0d      	ldr	r4, [pc, #52]	; (8003b10 <__libc_init_array+0x3c>)
 8003ada:	1b64      	subs	r4, r4, r5
 8003adc:	10a4      	asrs	r4, r4, #2
 8003ade:	2600      	movs	r6, #0
 8003ae0:	42a6      	cmp	r6, r4
 8003ae2:	d109      	bne.n	8003af8 <__libc_init_array+0x24>
 8003ae4:	4d0b      	ldr	r5, [pc, #44]	; (8003b14 <__libc_init_array+0x40>)
 8003ae6:	4c0c      	ldr	r4, [pc, #48]	; (8003b18 <__libc_init_array+0x44>)
 8003ae8:	f000 ffec 	bl	8004ac4 <_init>
 8003aec:	1b64      	subs	r4, r4, r5
 8003aee:	10a4      	asrs	r4, r4, #2
 8003af0:	2600      	movs	r6, #0
 8003af2:	42a6      	cmp	r6, r4
 8003af4:	d105      	bne.n	8003b02 <__libc_init_array+0x2e>
 8003af6:	bd70      	pop	{r4, r5, r6, pc}
 8003af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003afc:	4798      	blx	r3
 8003afe:	3601      	adds	r6, #1
 8003b00:	e7ee      	b.n	8003ae0 <__libc_init_array+0xc>
 8003b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b06:	4798      	blx	r3
 8003b08:	3601      	adds	r6, #1
 8003b0a:	e7f2      	b.n	8003af2 <__libc_init_array+0x1e>
 8003b0c:	08004c04 	.word	0x08004c04
 8003b10:	08004c04 	.word	0x08004c04
 8003b14:	08004c04 	.word	0x08004c04
 8003b18:	08004c08 	.word	0x08004c08

08003b1c <memset>:
 8003b1c:	4402      	add	r2, r0
 8003b1e:	4603      	mov	r3, r0
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d100      	bne.n	8003b26 <memset+0xa>
 8003b24:	4770      	bx	lr
 8003b26:	f803 1b01 	strb.w	r1, [r3], #1
 8003b2a:	e7f9      	b.n	8003b20 <memset+0x4>

08003b2c <iprintf>:
 8003b2c:	b40f      	push	{r0, r1, r2, r3}
 8003b2e:	4b0a      	ldr	r3, [pc, #40]	; (8003b58 <iprintf+0x2c>)
 8003b30:	b513      	push	{r0, r1, r4, lr}
 8003b32:	681c      	ldr	r4, [r3, #0]
 8003b34:	b124      	cbz	r4, 8003b40 <iprintf+0x14>
 8003b36:	69a3      	ldr	r3, [r4, #24]
 8003b38:	b913      	cbnz	r3, 8003b40 <iprintf+0x14>
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	f000 fa5e 	bl	8003ffc <__sinit>
 8003b40:	ab05      	add	r3, sp, #20
 8003b42:	9a04      	ldr	r2, [sp, #16]
 8003b44:	68a1      	ldr	r1, [r4, #8]
 8003b46:	9301      	str	r3, [sp, #4]
 8003b48:	4620      	mov	r0, r4
 8003b4a:	f000 fc2f 	bl	80043ac <_vfiprintf_r>
 8003b4e:	b002      	add	sp, #8
 8003b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b54:	b004      	add	sp, #16
 8003b56:	4770      	bx	lr
 8003b58:	2000000c 	.word	0x2000000c

08003b5c <_puts_r>:
 8003b5c:	b570      	push	{r4, r5, r6, lr}
 8003b5e:	460e      	mov	r6, r1
 8003b60:	4605      	mov	r5, r0
 8003b62:	b118      	cbz	r0, 8003b6c <_puts_r+0x10>
 8003b64:	6983      	ldr	r3, [r0, #24]
 8003b66:	b90b      	cbnz	r3, 8003b6c <_puts_r+0x10>
 8003b68:	f000 fa48 	bl	8003ffc <__sinit>
 8003b6c:	69ab      	ldr	r3, [r5, #24]
 8003b6e:	68ac      	ldr	r4, [r5, #8]
 8003b70:	b913      	cbnz	r3, 8003b78 <_puts_r+0x1c>
 8003b72:	4628      	mov	r0, r5
 8003b74:	f000 fa42 	bl	8003ffc <__sinit>
 8003b78:	4b2c      	ldr	r3, [pc, #176]	; (8003c2c <_puts_r+0xd0>)
 8003b7a:	429c      	cmp	r4, r3
 8003b7c:	d120      	bne.n	8003bc0 <_puts_r+0x64>
 8003b7e:	686c      	ldr	r4, [r5, #4]
 8003b80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b82:	07db      	lsls	r3, r3, #31
 8003b84:	d405      	bmi.n	8003b92 <_puts_r+0x36>
 8003b86:	89a3      	ldrh	r3, [r4, #12]
 8003b88:	0598      	lsls	r0, r3, #22
 8003b8a:	d402      	bmi.n	8003b92 <_puts_r+0x36>
 8003b8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b8e:	f000 fad3 	bl	8004138 <__retarget_lock_acquire_recursive>
 8003b92:	89a3      	ldrh	r3, [r4, #12]
 8003b94:	0719      	lsls	r1, r3, #28
 8003b96:	d51d      	bpl.n	8003bd4 <_puts_r+0x78>
 8003b98:	6923      	ldr	r3, [r4, #16]
 8003b9a:	b1db      	cbz	r3, 8003bd4 <_puts_r+0x78>
 8003b9c:	3e01      	subs	r6, #1
 8003b9e:	68a3      	ldr	r3, [r4, #8]
 8003ba0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	60a3      	str	r3, [r4, #8]
 8003ba8:	bb39      	cbnz	r1, 8003bfa <_puts_r+0x9e>
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	da38      	bge.n	8003c20 <_puts_r+0xc4>
 8003bae:	4622      	mov	r2, r4
 8003bb0:	210a      	movs	r1, #10
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	f000 f848 	bl	8003c48 <__swbuf_r>
 8003bb8:	3001      	adds	r0, #1
 8003bba:	d011      	beq.n	8003be0 <_puts_r+0x84>
 8003bbc:	250a      	movs	r5, #10
 8003bbe:	e011      	b.n	8003be4 <_puts_r+0x88>
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	; (8003c30 <_puts_r+0xd4>)
 8003bc2:	429c      	cmp	r4, r3
 8003bc4:	d101      	bne.n	8003bca <_puts_r+0x6e>
 8003bc6:	68ac      	ldr	r4, [r5, #8]
 8003bc8:	e7da      	b.n	8003b80 <_puts_r+0x24>
 8003bca:	4b1a      	ldr	r3, [pc, #104]	; (8003c34 <_puts_r+0xd8>)
 8003bcc:	429c      	cmp	r4, r3
 8003bce:	bf08      	it	eq
 8003bd0:	68ec      	ldreq	r4, [r5, #12]
 8003bd2:	e7d5      	b.n	8003b80 <_puts_r+0x24>
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	4628      	mov	r0, r5
 8003bd8:	f000 f888 	bl	8003cec <__swsetup_r>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d0dd      	beq.n	8003b9c <_puts_r+0x40>
 8003be0:	f04f 35ff 	mov.w	r5, #4294967295
 8003be4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003be6:	07da      	lsls	r2, r3, #31
 8003be8:	d405      	bmi.n	8003bf6 <_puts_r+0x9a>
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	059b      	lsls	r3, r3, #22
 8003bee:	d402      	bmi.n	8003bf6 <_puts_r+0x9a>
 8003bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bf2:	f000 faa2 	bl	800413a <__retarget_lock_release_recursive>
 8003bf6:	4628      	mov	r0, r5
 8003bf8:	bd70      	pop	{r4, r5, r6, pc}
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	da04      	bge.n	8003c08 <_puts_r+0xac>
 8003bfe:	69a2      	ldr	r2, [r4, #24]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	dc06      	bgt.n	8003c12 <_puts_r+0xb6>
 8003c04:	290a      	cmp	r1, #10
 8003c06:	d004      	beq.n	8003c12 <_puts_r+0xb6>
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	6022      	str	r2, [r4, #0]
 8003c0e:	7019      	strb	r1, [r3, #0]
 8003c10:	e7c5      	b.n	8003b9e <_puts_r+0x42>
 8003c12:	4622      	mov	r2, r4
 8003c14:	4628      	mov	r0, r5
 8003c16:	f000 f817 	bl	8003c48 <__swbuf_r>
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	d1bf      	bne.n	8003b9e <_puts_r+0x42>
 8003c1e:	e7df      	b.n	8003be0 <_puts_r+0x84>
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	250a      	movs	r5, #10
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	6022      	str	r2, [r4, #0]
 8003c28:	701d      	strb	r5, [r3, #0]
 8003c2a:	e7db      	b.n	8003be4 <_puts_r+0x88>
 8003c2c:	08004b88 	.word	0x08004b88
 8003c30:	08004ba8 	.word	0x08004ba8
 8003c34:	08004b68 	.word	0x08004b68

08003c38 <puts>:
 8003c38:	4b02      	ldr	r3, [pc, #8]	; (8003c44 <puts+0xc>)
 8003c3a:	4601      	mov	r1, r0
 8003c3c:	6818      	ldr	r0, [r3, #0]
 8003c3e:	f7ff bf8d 	b.w	8003b5c <_puts_r>
 8003c42:	bf00      	nop
 8003c44:	2000000c 	.word	0x2000000c

08003c48 <__swbuf_r>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	460e      	mov	r6, r1
 8003c4c:	4614      	mov	r4, r2
 8003c4e:	4605      	mov	r5, r0
 8003c50:	b118      	cbz	r0, 8003c5a <__swbuf_r+0x12>
 8003c52:	6983      	ldr	r3, [r0, #24]
 8003c54:	b90b      	cbnz	r3, 8003c5a <__swbuf_r+0x12>
 8003c56:	f000 f9d1 	bl	8003ffc <__sinit>
 8003c5a:	4b21      	ldr	r3, [pc, #132]	; (8003ce0 <__swbuf_r+0x98>)
 8003c5c:	429c      	cmp	r4, r3
 8003c5e:	d12b      	bne.n	8003cb8 <__swbuf_r+0x70>
 8003c60:	686c      	ldr	r4, [r5, #4]
 8003c62:	69a3      	ldr	r3, [r4, #24]
 8003c64:	60a3      	str	r3, [r4, #8]
 8003c66:	89a3      	ldrh	r3, [r4, #12]
 8003c68:	071a      	lsls	r2, r3, #28
 8003c6a:	d52f      	bpl.n	8003ccc <__swbuf_r+0x84>
 8003c6c:	6923      	ldr	r3, [r4, #16]
 8003c6e:	b36b      	cbz	r3, 8003ccc <__swbuf_r+0x84>
 8003c70:	6923      	ldr	r3, [r4, #16]
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	1ac0      	subs	r0, r0, r3
 8003c76:	6963      	ldr	r3, [r4, #20]
 8003c78:	b2f6      	uxtb	r6, r6
 8003c7a:	4283      	cmp	r3, r0
 8003c7c:	4637      	mov	r7, r6
 8003c7e:	dc04      	bgt.n	8003c8a <__swbuf_r+0x42>
 8003c80:	4621      	mov	r1, r4
 8003c82:	4628      	mov	r0, r5
 8003c84:	f000 f926 	bl	8003ed4 <_fflush_r>
 8003c88:	bb30      	cbnz	r0, 8003cd8 <__swbuf_r+0x90>
 8003c8a:	68a3      	ldr	r3, [r4, #8]
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	60a3      	str	r3, [r4, #8]
 8003c90:	6823      	ldr	r3, [r4, #0]
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	6022      	str	r2, [r4, #0]
 8003c96:	701e      	strb	r6, [r3, #0]
 8003c98:	6963      	ldr	r3, [r4, #20]
 8003c9a:	3001      	adds	r0, #1
 8003c9c:	4283      	cmp	r3, r0
 8003c9e:	d004      	beq.n	8003caa <__swbuf_r+0x62>
 8003ca0:	89a3      	ldrh	r3, [r4, #12]
 8003ca2:	07db      	lsls	r3, r3, #31
 8003ca4:	d506      	bpl.n	8003cb4 <__swbuf_r+0x6c>
 8003ca6:	2e0a      	cmp	r6, #10
 8003ca8:	d104      	bne.n	8003cb4 <__swbuf_r+0x6c>
 8003caa:	4621      	mov	r1, r4
 8003cac:	4628      	mov	r0, r5
 8003cae:	f000 f911 	bl	8003ed4 <_fflush_r>
 8003cb2:	b988      	cbnz	r0, 8003cd8 <__swbuf_r+0x90>
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cb8:	4b0a      	ldr	r3, [pc, #40]	; (8003ce4 <__swbuf_r+0x9c>)
 8003cba:	429c      	cmp	r4, r3
 8003cbc:	d101      	bne.n	8003cc2 <__swbuf_r+0x7a>
 8003cbe:	68ac      	ldr	r4, [r5, #8]
 8003cc0:	e7cf      	b.n	8003c62 <__swbuf_r+0x1a>
 8003cc2:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <__swbuf_r+0xa0>)
 8003cc4:	429c      	cmp	r4, r3
 8003cc6:	bf08      	it	eq
 8003cc8:	68ec      	ldreq	r4, [r5, #12]
 8003cca:	e7ca      	b.n	8003c62 <__swbuf_r+0x1a>
 8003ccc:	4621      	mov	r1, r4
 8003cce:	4628      	mov	r0, r5
 8003cd0:	f000 f80c 	bl	8003cec <__swsetup_r>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d0cb      	beq.n	8003c70 <__swbuf_r+0x28>
 8003cd8:	f04f 37ff 	mov.w	r7, #4294967295
 8003cdc:	e7ea      	b.n	8003cb4 <__swbuf_r+0x6c>
 8003cde:	bf00      	nop
 8003ce0:	08004b88 	.word	0x08004b88
 8003ce4:	08004ba8 	.word	0x08004ba8
 8003ce8:	08004b68 	.word	0x08004b68

08003cec <__swsetup_r>:
 8003cec:	4b32      	ldr	r3, [pc, #200]	; (8003db8 <__swsetup_r+0xcc>)
 8003cee:	b570      	push	{r4, r5, r6, lr}
 8003cf0:	681d      	ldr	r5, [r3, #0]
 8003cf2:	4606      	mov	r6, r0
 8003cf4:	460c      	mov	r4, r1
 8003cf6:	b125      	cbz	r5, 8003d02 <__swsetup_r+0x16>
 8003cf8:	69ab      	ldr	r3, [r5, #24]
 8003cfa:	b913      	cbnz	r3, 8003d02 <__swsetup_r+0x16>
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 f97d 	bl	8003ffc <__sinit>
 8003d02:	4b2e      	ldr	r3, [pc, #184]	; (8003dbc <__swsetup_r+0xd0>)
 8003d04:	429c      	cmp	r4, r3
 8003d06:	d10f      	bne.n	8003d28 <__swsetup_r+0x3c>
 8003d08:	686c      	ldr	r4, [r5, #4]
 8003d0a:	89a3      	ldrh	r3, [r4, #12]
 8003d0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d10:	0719      	lsls	r1, r3, #28
 8003d12:	d42c      	bmi.n	8003d6e <__swsetup_r+0x82>
 8003d14:	06dd      	lsls	r5, r3, #27
 8003d16:	d411      	bmi.n	8003d3c <__swsetup_r+0x50>
 8003d18:	2309      	movs	r3, #9
 8003d1a:	6033      	str	r3, [r6, #0]
 8003d1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003d20:	81a3      	strh	r3, [r4, #12]
 8003d22:	f04f 30ff 	mov.w	r0, #4294967295
 8003d26:	e03e      	b.n	8003da6 <__swsetup_r+0xba>
 8003d28:	4b25      	ldr	r3, [pc, #148]	; (8003dc0 <__swsetup_r+0xd4>)
 8003d2a:	429c      	cmp	r4, r3
 8003d2c:	d101      	bne.n	8003d32 <__swsetup_r+0x46>
 8003d2e:	68ac      	ldr	r4, [r5, #8]
 8003d30:	e7eb      	b.n	8003d0a <__swsetup_r+0x1e>
 8003d32:	4b24      	ldr	r3, [pc, #144]	; (8003dc4 <__swsetup_r+0xd8>)
 8003d34:	429c      	cmp	r4, r3
 8003d36:	bf08      	it	eq
 8003d38:	68ec      	ldreq	r4, [r5, #12]
 8003d3a:	e7e6      	b.n	8003d0a <__swsetup_r+0x1e>
 8003d3c:	0758      	lsls	r0, r3, #29
 8003d3e:	d512      	bpl.n	8003d66 <__swsetup_r+0x7a>
 8003d40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d42:	b141      	cbz	r1, 8003d56 <__swsetup_r+0x6a>
 8003d44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d48:	4299      	cmp	r1, r3
 8003d4a:	d002      	beq.n	8003d52 <__swsetup_r+0x66>
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	f000 fa59 	bl	8004204 <_free_r>
 8003d52:	2300      	movs	r3, #0
 8003d54:	6363      	str	r3, [r4, #52]	; 0x34
 8003d56:	89a3      	ldrh	r3, [r4, #12]
 8003d58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d5c:	81a3      	strh	r3, [r4, #12]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	6063      	str	r3, [r4, #4]
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	89a3      	ldrh	r3, [r4, #12]
 8003d68:	f043 0308 	orr.w	r3, r3, #8
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	6923      	ldr	r3, [r4, #16]
 8003d70:	b94b      	cbnz	r3, 8003d86 <__swsetup_r+0x9a>
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d7c:	d003      	beq.n	8003d86 <__swsetup_r+0x9a>
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4630      	mov	r0, r6
 8003d82:	f000 f9ff 	bl	8004184 <__smakebuf_r>
 8003d86:	89a0      	ldrh	r0, [r4, #12]
 8003d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d8c:	f010 0301 	ands.w	r3, r0, #1
 8003d90:	d00a      	beq.n	8003da8 <__swsetup_r+0xbc>
 8003d92:	2300      	movs	r3, #0
 8003d94:	60a3      	str	r3, [r4, #8]
 8003d96:	6963      	ldr	r3, [r4, #20]
 8003d98:	425b      	negs	r3, r3
 8003d9a:	61a3      	str	r3, [r4, #24]
 8003d9c:	6923      	ldr	r3, [r4, #16]
 8003d9e:	b943      	cbnz	r3, 8003db2 <__swsetup_r+0xc6>
 8003da0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003da4:	d1ba      	bne.n	8003d1c <__swsetup_r+0x30>
 8003da6:	bd70      	pop	{r4, r5, r6, pc}
 8003da8:	0781      	lsls	r1, r0, #30
 8003daa:	bf58      	it	pl
 8003dac:	6963      	ldrpl	r3, [r4, #20]
 8003dae:	60a3      	str	r3, [r4, #8]
 8003db0:	e7f4      	b.n	8003d9c <__swsetup_r+0xb0>
 8003db2:	2000      	movs	r0, #0
 8003db4:	e7f7      	b.n	8003da6 <__swsetup_r+0xba>
 8003db6:	bf00      	nop
 8003db8:	2000000c 	.word	0x2000000c
 8003dbc:	08004b88 	.word	0x08004b88
 8003dc0:	08004ba8 	.word	0x08004ba8
 8003dc4:	08004b68 	.word	0x08004b68

08003dc8 <__sflush_r>:
 8003dc8:	898a      	ldrh	r2, [r1, #12]
 8003dca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dce:	4605      	mov	r5, r0
 8003dd0:	0710      	lsls	r0, r2, #28
 8003dd2:	460c      	mov	r4, r1
 8003dd4:	d458      	bmi.n	8003e88 <__sflush_r+0xc0>
 8003dd6:	684b      	ldr	r3, [r1, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	dc05      	bgt.n	8003de8 <__sflush_r+0x20>
 8003ddc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	dc02      	bgt.n	8003de8 <__sflush_r+0x20>
 8003de2:	2000      	movs	r0, #0
 8003de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003de8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003dea:	2e00      	cmp	r6, #0
 8003dec:	d0f9      	beq.n	8003de2 <__sflush_r+0x1a>
 8003dee:	2300      	movs	r3, #0
 8003df0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003df4:	682f      	ldr	r7, [r5, #0]
 8003df6:	602b      	str	r3, [r5, #0]
 8003df8:	d032      	beq.n	8003e60 <__sflush_r+0x98>
 8003dfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003dfc:	89a3      	ldrh	r3, [r4, #12]
 8003dfe:	075a      	lsls	r2, r3, #29
 8003e00:	d505      	bpl.n	8003e0e <__sflush_r+0x46>
 8003e02:	6863      	ldr	r3, [r4, #4]
 8003e04:	1ac0      	subs	r0, r0, r3
 8003e06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e08:	b10b      	cbz	r3, 8003e0e <__sflush_r+0x46>
 8003e0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e0c:	1ac0      	subs	r0, r0, r3
 8003e0e:	2300      	movs	r3, #0
 8003e10:	4602      	mov	r2, r0
 8003e12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e14:	6a21      	ldr	r1, [r4, #32]
 8003e16:	4628      	mov	r0, r5
 8003e18:	47b0      	blx	r6
 8003e1a:	1c43      	adds	r3, r0, #1
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	d106      	bne.n	8003e2e <__sflush_r+0x66>
 8003e20:	6829      	ldr	r1, [r5, #0]
 8003e22:	291d      	cmp	r1, #29
 8003e24:	d82c      	bhi.n	8003e80 <__sflush_r+0xb8>
 8003e26:	4a2a      	ldr	r2, [pc, #168]	; (8003ed0 <__sflush_r+0x108>)
 8003e28:	40ca      	lsrs	r2, r1
 8003e2a:	07d6      	lsls	r6, r2, #31
 8003e2c:	d528      	bpl.n	8003e80 <__sflush_r+0xb8>
 8003e2e:	2200      	movs	r2, #0
 8003e30:	6062      	str	r2, [r4, #4]
 8003e32:	04d9      	lsls	r1, r3, #19
 8003e34:	6922      	ldr	r2, [r4, #16]
 8003e36:	6022      	str	r2, [r4, #0]
 8003e38:	d504      	bpl.n	8003e44 <__sflush_r+0x7c>
 8003e3a:	1c42      	adds	r2, r0, #1
 8003e3c:	d101      	bne.n	8003e42 <__sflush_r+0x7a>
 8003e3e:	682b      	ldr	r3, [r5, #0]
 8003e40:	b903      	cbnz	r3, 8003e44 <__sflush_r+0x7c>
 8003e42:	6560      	str	r0, [r4, #84]	; 0x54
 8003e44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e46:	602f      	str	r7, [r5, #0]
 8003e48:	2900      	cmp	r1, #0
 8003e4a:	d0ca      	beq.n	8003de2 <__sflush_r+0x1a>
 8003e4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e50:	4299      	cmp	r1, r3
 8003e52:	d002      	beq.n	8003e5a <__sflush_r+0x92>
 8003e54:	4628      	mov	r0, r5
 8003e56:	f000 f9d5 	bl	8004204 <_free_r>
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	6360      	str	r0, [r4, #52]	; 0x34
 8003e5e:	e7c1      	b.n	8003de4 <__sflush_r+0x1c>
 8003e60:	6a21      	ldr	r1, [r4, #32]
 8003e62:	2301      	movs	r3, #1
 8003e64:	4628      	mov	r0, r5
 8003e66:	47b0      	blx	r6
 8003e68:	1c41      	adds	r1, r0, #1
 8003e6a:	d1c7      	bne.n	8003dfc <__sflush_r+0x34>
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0c4      	beq.n	8003dfc <__sflush_r+0x34>
 8003e72:	2b1d      	cmp	r3, #29
 8003e74:	d001      	beq.n	8003e7a <__sflush_r+0xb2>
 8003e76:	2b16      	cmp	r3, #22
 8003e78:	d101      	bne.n	8003e7e <__sflush_r+0xb6>
 8003e7a:	602f      	str	r7, [r5, #0]
 8003e7c:	e7b1      	b.n	8003de2 <__sflush_r+0x1a>
 8003e7e:	89a3      	ldrh	r3, [r4, #12]
 8003e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e84:	81a3      	strh	r3, [r4, #12]
 8003e86:	e7ad      	b.n	8003de4 <__sflush_r+0x1c>
 8003e88:	690f      	ldr	r7, [r1, #16]
 8003e8a:	2f00      	cmp	r7, #0
 8003e8c:	d0a9      	beq.n	8003de2 <__sflush_r+0x1a>
 8003e8e:	0793      	lsls	r3, r2, #30
 8003e90:	680e      	ldr	r6, [r1, #0]
 8003e92:	bf08      	it	eq
 8003e94:	694b      	ldreq	r3, [r1, #20]
 8003e96:	600f      	str	r7, [r1, #0]
 8003e98:	bf18      	it	ne
 8003e9a:	2300      	movne	r3, #0
 8003e9c:	eba6 0807 	sub.w	r8, r6, r7
 8003ea0:	608b      	str	r3, [r1, #8]
 8003ea2:	f1b8 0f00 	cmp.w	r8, #0
 8003ea6:	dd9c      	ble.n	8003de2 <__sflush_r+0x1a>
 8003ea8:	6a21      	ldr	r1, [r4, #32]
 8003eaa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003eac:	4643      	mov	r3, r8
 8003eae:	463a      	mov	r2, r7
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	47b0      	blx	r6
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	dc06      	bgt.n	8003ec6 <__sflush_r+0xfe>
 8003eb8:	89a3      	ldrh	r3, [r4, #12]
 8003eba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ebe:	81a3      	strh	r3, [r4, #12]
 8003ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec4:	e78e      	b.n	8003de4 <__sflush_r+0x1c>
 8003ec6:	4407      	add	r7, r0
 8003ec8:	eba8 0800 	sub.w	r8, r8, r0
 8003ecc:	e7e9      	b.n	8003ea2 <__sflush_r+0xda>
 8003ece:	bf00      	nop
 8003ed0:	20400001 	.word	0x20400001

08003ed4 <_fflush_r>:
 8003ed4:	b538      	push	{r3, r4, r5, lr}
 8003ed6:	690b      	ldr	r3, [r1, #16]
 8003ed8:	4605      	mov	r5, r0
 8003eda:	460c      	mov	r4, r1
 8003edc:	b913      	cbnz	r3, 8003ee4 <_fflush_r+0x10>
 8003ede:	2500      	movs	r5, #0
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	b118      	cbz	r0, 8003eee <_fflush_r+0x1a>
 8003ee6:	6983      	ldr	r3, [r0, #24]
 8003ee8:	b90b      	cbnz	r3, 8003eee <_fflush_r+0x1a>
 8003eea:	f000 f887 	bl	8003ffc <__sinit>
 8003eee:	4b14      	ldr	r3, [pc, #80]	; (8003f40 <_fflush_r+0x6c>)
 8003ef0:	429c      	cmp	r4, r3
 8003ef2:	d11b      	bne.n	8003f2c <_fflush_r+0x58>
 8003ef4:	686c      	ldr	r4, [r5, #4]
 8003ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0ef      	beq.n	8003ede <_fflush_r+0xa>
 8003efe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003f00:	07d0      	lsls	r0, r2, #31
 8003f02:	d404      	bmi.n	8003f0e <_fflush_r+0x3a>
 8003f04:	0599      	lsls	r1, r3, #22
 8003f06:	d402      	bmi.n	8003f0e <_fflush_r+0x3a>
 8003f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f0a:	f000 f915 	bl	8004138 <__retarget_lock_acquire_recursive>
 8003f0e:	4628      	mov	r0, r5
 8003f10:	4621      	mov	r1, r4
 8003f12:	f7ff ff59 	bl	8003dc8 <__sflush_r>
 8003f16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f18:	07da      	lsls	r2, r3, #31
 8003f1a:	4605      	mov	r5, r0
 8003f1c:	d4e0      	bmi.n	8003ee0 <_fflush_r+0xc>
 8003f1e:	89a3      	ldrh	r3, [r4, #12]
 8003f20:	059b      	lsls	r3, r3, #22
 8003f22:	d4dd      	bmi.n	8003ee0 <_fflush_r+0xc>
 8003f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f26:	f000 f908 	bl	800413a <__retarget_lock_release_recursive>
 8003f2a:	e7d9      	b.n	8003ee0 <_fflush_r+0xc>
 8003f2c:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <_fflush_r+0x70>)
 8003f2e:	429c      	cmp	r4, r3
 8003f30:	d101      	bne.n	8003f36 <_fflush_r+0x62>
 8003f32:	68ac      	ldr	r4, [r5, #8]
 8003f34:	e7df      	b.n	8003ef6 <_fflush_r+0x22>
 8003f36:	4b04      	ldr	r3, [pc, #16]	; (8003f48 <_fflush_r+0x74>)
 8003f38:	429c      	cmp	r4, r3
 8003f3a:	bf08      	it	eq
 8003f3c:	68ec      	ldreq	r4, [r5, #12]
 8003f3e:	e7da      	b.n	8003ef6 <_fflush_r+0x22>
 8003f40:	08004b88 	.word	0x08004b88
 8003f44:	08004ba8 	.word	0x08004ba8
 8003f48:	08004b68 	.word	0x08004b68

08003f4c <std>:
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	b510      	push	{r4, lr}
 8003f50:	4604      	mov	r4, r0
 8003f52:	e9c0 3300 	strd	r3, r3, [r0]
 8003f56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f5a:	6083      	str	r3, [r0, #8]
 8003f5c:	8181      	strh	r1, [r0, #12]
 8003f5e:	6643      	str	r3, [r0, #100]	; 0x64
 8003f60:	81c2      	strh	r2, [r0, #14]
 8003f62:	6183      	str	r3, [r0, #24]
 8003f64:	4619      	mov	r1, r3
 8003f66:	2208      	movs	r2, #8
 8003f68:	305c      	adds	r0, #92	; 0x5c
 8003f6a:	f7ff fdd7 	bl	8003b1c <memset>
 8003f6e:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <std+0x38>)
 8003f70:	6263      	str	r3, [r4, #36]	; 0x24
 8003f72:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <std+0x3c>)
 8003f74:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f76:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <std+0x40>)
 8003f78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <std+0x44>)
 8003f7c:	6224      	str	r4, [r4, #32]
 8003f7e:	6323      	str	r3, [r4, #48]	; 0x30
 8003f80:	bd10      	pop	{r4, pc}
 8003f82:	bf00      	nop
 8003f84:	08004955 	.word	0x08004955
 8003f88:	08004977 	.word	0x08004977
 8003f8c:	080049af 	.word	0x080049af
 8003f90:	080049d3 	.word	0x080049d3

08003f94 <_cleanup_r>:
 8003f94:	4901      	ldr	r1, [pc, #4]	; (8003f9c <_cleanup_r+0x8>)
 8003f96:	f000 b8af 	b.w	80040f8 <_fwalk_reent>
 8003f9a:	bf00      	nop
 8003f9c:	08003ed5 	.word	0x08003ed5

08003fa0 <__sfmoreglue>:
 8003fa0:	b570      	push	{r4, r5, r6, lr}
 8003fa2:	1e4a      	subs	r2, r1, #1
 8003fa4:	2568      	movs	r5, #104	; 0x68
 8003fa6:	4355      	muls	r5, r2
 8003fa8:	460e      	mov	r6, r1
 8003faa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003fae:	f000 f979 	bl	80042a4 <_malloc_r>
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	b140      	cbz	r0, 8003fc8 <__sfmoreglue+0x28>
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	e9c0 1600 	strd	r1, r6, [r0]
 8003fbc:	300c      	adds	r0, #12
 8003fbe:	60a0      	str	r0, [r4, #8]
 8003fc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003fc4:	f7ff fdaa 	bl	8003b1c <memset>
 8003fc8:	4620      	mov	r0, r4
 8003fca:	bd70      	pop	{r4, r5, r6, pc}

08003fcc <__sfp_lock_acquire>:
 8003fcc:	4801      	ldr	r0, [pc, #4]	; (8003fd4 <__sfp_lock_acquire+0x8>)
 8003fce:	f000 b8b3 	b.w	8004138 <__retarget_lock_acquire_recursive>
 8003fd2:	bf00      	nop
 8003fd4:	200001ec 	.word	0x200001ec

08003fd8 <__sfp_lock_release>:
 8003fd8:	4801      	ldr	r0, [pc, #4]	; (8003fe0 <__sfp_lock_release+0x8>)
 8003fda:	f000 b8ae 	b.w	800413a <__retarget_lock_release_recursive>
 8003fde:	bf00      	nop
 8003fe0:	200001ec 	.word	0x200001ec

08003fe4 <__sinit_lock_acquire>:
 8003fe4:	4801      	ldr	r0, [pc, #4]	; (8003fec <__sinit_lock_acquire+0x8>)
 8003fe6:	f000 b8a7 	b.w	8004138 <__retarget_lock_acquire_recursive>
 8003fea:	bf00      	nop
 8003fec:	200001e7 	.word	0x200001e7

08003ff0 <__sinit_lock_release>:
 8003ff0:	4801      	ldr	r0, [pc, #4]	; (8003ff8 <__sinit_lock_release+0x8>)
 8003ff2:	f000 b8a2 	b.w	800413a <__retarget_lock_release_recursive>
 8003ff6:	bf00      	nop
 8003ff8:	200001e7 	.word	0x200001e7

08003ffc <__sinit>:
 8003ffc:	b510      	push	{r4, lr}
 8003ffe:	4604      	mov	r4, r0
 8004000:	f7ff fff0 	bl	8003fe4 <__sinit_lock_acquire>
 8004004:	69a3      	ldr	r3, [r4, #24]
 8004006:	b11b      	cbz	r3, 8004010 <__sinit+0x14>
 8004008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800400c:	f7ff bff0 	b.w	8003ff0 <__sinit_lock_release>
 8004010:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004014:	6523      	str	r3, [r4, #80]	; 0x50
 8004016:	4b13      	ldr	r3, [pc, #76]	; (8004064 <__sinit+0x68>)
 8004018:	4a13      	ldr	r2, [pc, #76]	; (8004068 <__sinit+0x6c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	62a2      	str	r2, [r4, #40]	; 0x28
 800401e:	42a3      	cmp	r3, r4
 8004020:	bf04      	itt	eq
 8004022:	2301      	moveq	r3, #1
 8004024:	61a3      	streq	r3, [r4, #24]
 8004026:	4620      	mov	r0, r4
 8004028:	f000 f820 	bl	800406c <__sfp>
 800402c:	6060      	str	r0, [r4, #4]
 800402e:	4620      	mov	r0, r4
 8004030:	f000 f81c 	bl	800406c <__sfp>
 8004034:	60a0      	str	r0, [r4, #8]
 8004036:	4620      	mov	r0, r4
 8004038:	f000 f818 	bl	800406c <__sfp>
 800403c:	2200      	movs	r2, #0
 800403e:	60e0      	str	r0, [r4, #12]
 8004040:	2104      	movs	r1, #4
 8004042:	6860      	ldr	r0, [r4, #4]
 8004044:	f7ff ff82 	bl	8003f4c <std>
 8004048:	68a0      	ldr	r0, [r4, #8]
 800404a:	2201      	movs	r2, #1
 800404c:	2109      	movs	r1, #9
 800404e:	f7ff ff7d 	bl	8003f4c <std>
 8004052:	68e0      	ldr	r0, [r4, #12]
 8004054:	2202      	movs	r2, #2
 8004056:	2112      	movs	r1, #18
 8004058:	f7ff ff78 	bl	8003f4c <std>
 800405c:	2301      	movs	r3, #1
 800405e:	61a3      	str	r3, [r4, #24]
 8004060:	e7d2      	b.n	8004008 <__sinit+0xc>
 8004062:	bf00      	nop
 8004064:	08004b64 	.word	0x08004b64
 8004068:	08003f95 	.word	0x08003f95

0800406c <__sfp>:
 800406c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406e:	4607      	mov	r7, r0
 8004070:	f7ff ffac 	bl	8003fcc <__sfp_lock_acquire>
 8004074:	4b1e      	ldr	r3, [pc, #120]	; (80040f0 <__sfp+0x84>)
 8004076:	681e      	ldr	r6, [r3, #0]
 8004078:	69b3      	ldr	r3, [r6, #24]
 800407a:	b913      	cbnz	r3, 8004082 <__sfp+0x16>
 800407c:	4630      	mov	r0, r6
 800407e:	f7ff ffbd 	bl	8003ffc <__sinit>
 8004082:	3648      	adds	r6, #72	; 0x48
 8004084:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004088:	3b01      	subs	r3, #1
 800408a:	d503      	bpl.n	8004094 <__sfp+0x28>
 800408c:	6833      	ldr	r3, [r6, #0]
 800408e:	b30b      	cbz	r3, 80040d4 <__sfp+0x68>
 8004090:	6836      	ldr	r6, [r6, #0]
 8004092:	e7f7      	b.n	8004084 <__sfp+0x18>
 8004094:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004098:	b9d5      	cbnz	r5, 80040d0 <__sfp+0x64>
 800409a:	4b16      	ldr	r3, [pc, #88]	; (80040f4 <__sfp+0x88>)
 800409c:	60e3      	str	r3, [r4, #12]
 800409e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80040a2:	6665      	str	r5, [r4, #100]	; 0x64
 80040a4:	f000 f847 	bl	8004136 <__retarget_lock_init_recursive>
 80040a8:	f7ff ff96 	bl	8003fd8 <__sfp_lock_release>
 80040ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80040b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80040b4:	6025      	str	r5, [r4, #0]
 80040b6:	61a5      	str	r5, [r4, #24]
 80040b8:	2208      	movs	r2, #8
 80040ba:	4629      	mov	r1, r5
 80040bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80040c0:	f7ff fd2c 	bl	8003b1c <memset>
 80040c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80040c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80040cc:	4620      	mov	r0, r4
 80040ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040d0:	3468      	adds	r4, #104	; 0x68
 80040d2:	e7d9      	b.n	8004088 <__sfp+0x1c>
 80040d4:	2104      	movs	r1, #4
 80040d6:	4638      	mov	r0, r7
 80040d8:	f7ff ff62 	bl	8003fa0 <__sfmoreglue>
 80040dc:	4604      	mov	r4, r0
 80040de:	6030      	str	r0, [r6, #0]
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d1d5      	bne.n	8004090 <__sfp+0x24>
 80040e4:	f7ff ff78 	bl	8003fd8 <__sfp_lock_release>
 80040e8:	230c      	movs	r3, #12
 80040ea:	603b      	str	r3, [r7, #0]
 80040ec:	e7ee      	b.n	80040cc <__sfp+0x60>
 80040ee:	bf00      	nop
 80040f0:	08004b64 	.word	0x08004b64
 80040f4:	ffff0001 	.word	0xffff0001

080040f8 <_fwalk_reent>:
 80040f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040fc:	4606      	mov	r6, r0
 80040fe:	4688      	mov	r8, r1
 8004100:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004104:	2700      	movs	r7, #0
 8004106:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800410a:	f1b9 0901 	subs.w	r9, r9, #1
 800410e:	d505      	bpl.n	800411c <_fwalk_reent+0x24>
 8004110:	6824      	ldr	r4, [r4, #0]
 8004112:	2c00      	cmp	r4, #0
 8004114:	d1f7      	bne.n	8004106 <_fwalk_reent+0xe>
 8004116:	4638      	mov	r0, r7
 8004118:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800411c:	89ab      	ldrh	r3, [r5, #12]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d907      	bls.n	8004132 <_fwalk_reent+0x3a>
 8004122:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004126:	3301      	adds	r3, #1
 8004128:	d003      	beq.n	8004132 <_fwalk_reent+0x3a>
 800412a:	4629      	mov	r1, r5
 800412c:	4630      	mov	r0, r6
 800412e:	47c0      	blx	r8
 8004130:	4307      	orrs	r7, r0
 8004132:	3568      	adds	r5, #104	; 0x68
 8004134:	e7e9      	b.n	800410a <_fwalk_reent+0x12>

08004136 <__retarget_lock_init_recursive>:
 8004136:	4770      	bx	lr

08004138 <__retarget_lock_acquire_recursive>:
 8004138:	4770      	bx	lr

0800413a <__retarget_lock_release_recursive>:
 800413a:	4770      	bx	lr

0800413c <__swhatbuf_r>:
 800413c:	b570      	push	{r4, r5, r6, lr}
 800413e:	460e      	mov	r6, r1
 8004140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004144:	2900      	cmp	r1, #0
 8004146:	b096      	sub	sp, #88	; 0x58
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	da07      	bge.n	800415e <__swhatbuf_r+0x22>
 800414e:	2300      	movs	r3, #0
 8004150:	602b      	str	r3, [r5, #0]
 8004152:	89b3      	ldrh	r3, [r6, #12]
 8004154:	061a      	lsls	r2, r3, #24
 8004156:	d410      	bmi.n	800417a <__swhatbuf_r+0x3e>
 8004158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800415c:	e00e      	b.n	800417c <__swhatbuf_r+0x40>
 800415e:	466a      	mov	r2, sp
 8004160:	f000 fc5e 	bl	8004a20 <_fstat_r>
 8004164:	2800      	cmp	r0, #0
 8004166:	dbf2      	blt.n	800414e <__swhatbuf_r+0x12>
 8004168:	9a01      	ldr	r2, [sp, #4]
 800416a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800416e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004172:	425a      	negs	r2, r3
 8004174:	415a      	adcs	r2, r3
 8004176:	602a      	str	r2, [r5, #0]
 8004178:	e7ee      	b.n	8004158 <__swhatbuf_r+0x1c>
 800417a:	2340      	movs	r3, #64	; 0x40
 800417c:	2000      	movs	r0, #0
 800417e:	6023      	str	r3, [r4, #0]
 8004180:	b016      	add	sp, #88	; 0x58
 8004182:	bd70      	pop	{r4, r5, r6, pc}

08004184 <__smakebuf_r>:
 8004184:	898b      	ldrh	r3, [r1, #12]
 8004186:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004188:	079d      	lsls	r5, r3, #30
 800418a:	4606      	mov	r6, r0
 800418c:	460c      	mov	r4, r1
 800418e:	d507      	bpl.n	80041a0 <__smakebuf_r+0x1c>
 8004190:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	6123      	str	r3, [r4, #16]
 8004198:	2301      	movs	r3, #1
 800419a:	6163      	str	r3, [r4, #20]
 800419c:	b002      	add	sp, #8
 800419e:	bd70      	pop	{r4, r5, r6, pc}
 80041a0:	ab01      	add	r3, sp, #4
 80041a2:	466a      	mov	r2, sp
 80041a4:	f7ff ffca 	bl	800413c <__swhatbuf_r>
 80041a8:	9900      	ldr	r1, [sp, #0]
 80041aa:	4605      	mov	r5, r0
 80041ac:	4630      	mov	r0, r6
 80041ae:	f000 f879 	bl	80042a4 <_malloc_r>
 80041b2:	b948      	cbnz	r0, 80041c8 <__smakebuf_r+0x44>
 80041b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041b8:	059a      	lsls	r2, r3, #22
 80041ba:	d4ef      	bmi.n	800419c <__smakebuf_r+0x18>
 80041bc:	f023 0303 	bic.w	r3, r3, #3
 80041c0:	f043 0302 	orr.w	r3, r3, #2
 80041c4:	81a3      	strh	r3, [r4, #12]
 80041c6:	e7e3      	b.n	8004190 <__smakebuf_r+0xc>
 80041c8:	4b0d      	ldr	r3, [pc, #52]	; (8004200 <__smakebuf_r+0x7c>)
 80041ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80041cc:	89a3      	ldrh	r3, [r4, #12]
 80041ce:	6020      	str	r0, [r4, #0]
 80041d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041d4:	81a3      	strh	r3, [r4, #12]
 80041d6:	9b00      	ldr	r3, [sp, #0]
 80041d8:	6163      	str	r3, [r4, #20]
 80041da:	9b01      	ldr	r3, [sp, #4]
 80041dc:	6120      	str	r0, [r4, #16]
 80041de:	b15b      	cbz	r3, 80041f8 <__smakebuf_r+0x74>
 80041e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041e4:	4630      	mov	r0, r6
 80041e6:	f000 fc2d 	bl	8004a44 <_isatty_r>
 80041ea:	b128      	cbz	r0, 80041f8 <__smakebuf_r+0x74>
 80041ec:	89a3      	ldrh	r3, [r4, #12]
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	81a3      	strh	r3, [r4, #12]
 80041f8:	89a0      	ldrh	r0, [r4, #12]
 80041fa:	4305      	orrs	r5, r0
 80041fc:	81a5      	strh	r5, [r4, #12]
 80041fe:	e7cd      	b.n	800419c <__smakebuf_r+0x18>
 8004200:	08003f95 	.word	0x08003f95

08004204 <_free_r>:
 8004204:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004206:	2900      	cmp	r1, #0
 8004208:	d048      	beq.n	800429c <_free_r+0x98>
 800420a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800420e:	9001      	str	r0, [sp, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	f1a1 0404 	sub.w	r4, r1, #4
 8004216:	bfb8      	it	lt
 8004218:	18e4      	addlt	r4, r4, r3
 800421a:	f000 fc35 	bl	8004a88 <__malloc_lock>
 800421e:	4a20      	ldr	r2, [pc, #128]	; (80042a0 <_free_r+0x9c>)
 8004220:	9801      	ldr	r0, [sp, #4]
 8004222:	6813      	ldr	r3, [r2, #0]
 8004224:	4615      	mov	r5, r2
 8004226:	b933      	cbnz	r3, 8004236 <_free_r+0x32>
 8004228:	6063      	str	r3, [r4, #4]
 800422a:	6014      	str	r4, [r2, #0]
 800422c:	b003      	add	sp, #12
 800422e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004232:	f000 bc2f 	b.w	8004a94 <__malloc_unlock>
 8004236:	42a3      	cmp	r3, r4
 8004238:	d90b      	bls.n	8004252 <_free_r+0x4e>
 800423a:	6821      	ldr	r1, [r4, #0]
 800423c:	1862      	adds	r2, r4, r1
 800423e:	4293      	cmp	r3, r2
 8004240:	bf04      	itt	eq
 8004242:	681a      	ldreq	r2, [r3, #0]
 8004244:	685b      	ldreq	r3, [r3, #4]
 8004246:	6063      	str	r3, [r4, #4]
 8004248:	bf04      	itt	eq
 800424a:	1852      	addeq	r2, r2, r1
 800424c:	6022      	streq	r2, [r4, #0]
 800424e:	602c      	str	r4, [r5, #0]
 8004250:	e7ec      	b.n	800422c <_free_r+0x28>
 8004252:	461a      	mov	r2, r3
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	b10b      	cbz	r3, 800425c <_free_r+0x58>
 8004258:	42a3      	cmp	r3, r4
 800425a:	d9fa      	bls.n	8004252 <_free_r+0x4e>
 800425c:	6811      	ldr	r1, [r2, #0]
 800425e:	1855      	adds	r5, r2, r1
 8004260:	42a5      	cmp	r5, r4
 8004262:	d10b      	bne.n	800427c <_free_r+0x78>
 8004264:	6824      	ldr	r4, [r4, #0]
 8004266:	4421      	add	r1, r4
 8004268:	1854      	adds	r4, r2, r1
 800426a:	42a3      	cmp	r3, r4
 800426c:	6011      	str	r1, [r2, #0]
 800426e:	d1dd      	bne.n	800422c <_free_r+0x28>
 8004270:	681c      	ldr	r4, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	6053      	str	r3, [r2, #4]
 8004276:	4421      	add	r1, r4
 8004278:	6011      	str	r1, [r2, #0]
 800427a:	e7d7      	b.n	800422c <_free_r+0x28>
 800427c:	d902      	bls.n	8004284 <_free_r+0x80>
 800427e:	230c      	movs	r3, #12
 8004280:	6003      	str	r3, [r0, #0]
 8004282:	e7d3      	b.n	800422c <_free_r+0x28>
 8004284:	6825      	ldr	r5, [r4, #0]
 8004286:	1961      	adds	r1, r4, r5
 8004288:	428b      	cmp	r3, r1
 800428a:	bf04      	itt	eq
 800428c:	6819      	ldreq	r1, [r3, #0]
 800428e:	685b      	ldreq	r3, [r3, #4]
 8004290:	6063      	str	r3, [r4, #4]
 8004292:	bf04      	itt	eq
 8004294:	1949      	addeq	r1, r1, r5
 8004296:	6021      	streq	r1, [r4, #0]
 8004298:	6054      	str	r4, [r2, #4]
 800429a:	e7c7      	b.n	800422c <_free_r+0x28>
 800429c:	b003      	add	sp, #12
 800429e:	bd30      	pop	{r4, r5, pc}
 80042a0:	20000090 	.word	0x20000090

080042a4 <_malloc_r>:
 80042a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042a6:	1ccd      	adds	r5, r1, #3
 80042a8:	f025 0503 	bic.w	r5, r5, #3
 80042ac:	3508      	adds	r5, #8
 80042ae:	2d0c      	cmp	r5, #12
 80042b0:	bf38      	it	cc
 80042b2:	250c      	movcc	r5, #12
 80042b4:	2d00      	cmp	r5, #0
 80042b6:	4606      	mov	r6, r0
 80042b8:	db01      	blt.n	80042be <_malloc_r+0x1a>
 80042ba:	42a9      	cmp	r1, r5
 80042bc:	d903      	bls.n	80042c6 <_malloc_r+0x22>
 80042be:	230c      	movs	r3, #12
 80042c0:	6033      	str	r3, [r6, #0]
 80042c2:	2000      	movs	r0, #0
 80042c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042c6:	f000 fbdf 	bl	8004a88 <__malloc_lock>
 80042ca:	4921      	ldr	r1, [pc, #132]	; (8004350 <_malloc_r+0xac>)
 80042cc:	680a      	ldr	r2, [r1, #0]
 80042ce:	4614      	mov	r4, r2
 80042d0:	b99c      	cbnz	r4, 80042fa <_malloc_r+0x56>
 80042d2:	4f20      	ldr	r7, [pc, #128]	; (8004354 <_malloc_r+0xb0>)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	b923      	cbnz	r3, 80042e2 <_malloc_r+0x3e>
 80042d8:	4621      	mov	r1, r4
 80042da:	4630      	mov	r0, r6
 80042dc:	f000 fb2a 	bl	8004934 <_sbrk_r>
 80042e0:	6038      	str	r0, [r7, #0]
 80042e2:	4629      	mov	r1, r5
 80042e4:	4630      	mov	r0, r6
 80042e6:	f000 fb25 	bl	8004934 <_sbrk_r>
 80042ea:	1c43      	adds	r3, r0, #1
 80042ec:	d123      	bne.n	8004336 <_malloc_r+0x92>
 80042ee:	230c      	movs	r3, #12
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	4630      	mov	r0, r6
 80042f4:	f000 fbce 	bl	8004a94 <__malloc_unlock>
 80042f8:	e7e3      	b.n	80042c2 <_malloc_r+0x1e>
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	1b5b      	subs	r3, r3, r5
 80042fe:	d417      	bmi.n	8004330 <_malloc_r+0x8c>
 8004300:	2b0b      	cmp	r3, #11
 8004302:	d903      	bls.n	800430c <_malloc_r+0x68>
 8004304:	6023      	str	r3, [r4, #0]
 8004306:	441c      	add	r4, r3
 8004308:	6025      	str	r5, [r4, #0]
 800430a:	e004      	b.n	8004316 <_malloc_r+0x72>
 800430c:	6863      	ldr	r3, [r4, #4]
 800430e:	42a2      	cmp	r2, r4
 8004310:	bf0c      	ite	eq
 8004312:	600b      	streq	r3, [r1, #0]
 8004314:	6053      	strne	r3, [r2, #4]
 8004316:	4630      	mov	r0, r6
 8004318:	f000 fbbc 	bl	8004a94 <__malloc_unlock>
 800431c:	f104 000b 	add.w	r0, r4, #11
 8004320:	1d23      	adds	r3, r4, #4
 8004322:	f020 0007 	bic.w	r0, r0, #7
 8004326:	1ac2      	subs	r2, r0, r3
 8004328:	d0cc      	beq.n	80042c4 <_malloc_r+0x20>
 800432a:	1a1b      	subs	r3, r3, r0
 800432c:	50a3      	str	r3, [r4, r2]
 800432e:	e7c9      	b.n	80042c4 <_malloc_r+0x20>
 8004330:	4622      	mov	r2, r4
 8004332:	6864      	ldr	r4, [r4, #4]
 8004334:	e7cc      	b.n	80042d0 <_malloc_r+0x2c>
 8004336:	1cc4      	adds	r4, r0, #3
 8004338:	f024 0403 	bic.w	r4, r4, #3
 800433c:	42a0      	cmp	r0, r4
 800433e:	d0e3      	beq.n	8004308 <_malloc_r+0x64>
 8004340:	1a21      	subs	r1, r4, r0
 8004342:	4630      	mov	r0, r6
 8004344:	f000 faf6 	bl	8004934 <_sbrk_r>
 8004348:	3001      	adds	r0, #1
 800434a:	d1dd      	bne.n	8004308 <_malloc_r+0x64>
 800434c:	e7cf      	b.n	80042ee <_malloc_r+0x4a>
 800434e:	bf00      	nop
 8004350:	20000090 	.word	0x20000090
 8004354:	20000094 	.word	0x20000094

08004358 <__sfputc_r>:
 8004358:	6893      	ldr	r3, [r2, #8]
 800435a:	3b01      	subs	r3, #1
 800435c:	2b00      	cmp	r3, #0
 800435e:	b410      	push	{r4}
 8004360:	6093      	str	r3, [r2, #8]
 8004362:	da08      	bge.n	8004376 <__sfputc_r+0x1e>
 8004364:	6994      	ldr	r4, [r2, #24]
 8004366:	42a3      	cmp	r3, r4
 8004368:	db01      	blt.n	800436e <__sfputc_r+0x16>
 800436a:	290a      	cmp	r1, #10
 800436c:	d103      	bne.n	8004376 <__sfputc_r+0x1e>
 800436e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004372:	f7ff bc69 	b.w	8003c48 <__swbuf_r>
 8004376:	6813      	ldr	r3, [r2, #0]
 8004378:	1c58      	adds	r0, r3, #1
 800437a:	6010      	str	r0, [r2, #0]
 800437c:	7019      	strb	r1, [r3, #0]
 800437e:	4608      	mov	r0, r1
 8004380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004384:	4770      	bx	lr

08004386 <__sfputs_r>:
 8004386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004388:	4606      	mov	r6, r0
 800438a:	460f      	mov	r7, r1
 800438c:	4614      	mov	r4, r2
 800438e:	18d5      	adds	r5, r2, r3
 8004390:	42ac      	cmp	r4, r5
 8004392:	d101      	bne.n	8004398 <__sfputs_r+0x12>
 8004394:	2000      	movs	r0, #0
 8004396:	e007      	b.n	80043a8 <__sfputs_r+0x22>
 8004398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800439c:	463a      	mov	r2, r7
 800439e:	4630      	mov	r0, r6
 80043a0:	f7ff ffda 	bl	8004358 <__sfputc_r>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d1f3      	bne.n	8004390 <__sfputs_r+0xa>
 80043a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080043ac <_vfiprintf_r>:
 80043ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043b0:	460d      	mov	r5, r1
 80043b2:	b09d      	sub	sp, #116	; 0x74
 80043b4:	4614      	mov	r4, r2
 80043b6:	4698      	mov	r8, r3
 80043b8:	4606      	mov	r6, r0
 80043ba:	b118      	cbz	r0, 80043c4 <_vfiprintf_r+0x18>
 80043bc:	6983      	ldr	r3, [r0, #24]
 80043be:	b90b      	cbnz	r3, 80043c4 <_vfiprintf_r+0x18>
 80043c0:	f7ff fe1c 	bl	8003ffc <__sinit>
 80043c4:	4b89      	ldr	r3, [pc, #548]	; (80045ec <_vfiprintf_r+0x240>)
 80043c6:	429d      	cmp	r5, r3
 80043c8:	d11b      	bne.n	8004402 <_vfiprintf_r+0x56>
 80043ca:	6875      	ldr	r5, [r6, #4]
 80043cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043ce:	07d9      	lsls	r1, r3, #31
 80043d0:	d405      	bmi.n	80043de <_vfiprintf_r+0x32>
 80043d2:	89ab      	ldrh	r3, [r5, #12]
 80043d4:	059a      	lsls	r2, r3, #22
 80043d6:	d402      	bmi.n	80043de <_vfiprintf_r+0x32>
 80043d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043da:	f7ff fead 	bl	8004138 <__retarget_lock_acquire_recursive>
 80043de:	89ab      	ldrh	r3, [r5, #12]
 80043e0:	071b      	lsls	r3, r3, #28
 80043e2:	d501      	bpl.n	80043e8 <_vfiprintf_r+0x3c>
 80043e4:	692b      	ldr	r3, [r5, #16]
 80043e6:	b9eb      	cbnz	r3, 8004424 <_vfiprintf_r+0x78>
 80043e8:	4629      	mov	r1, r5
 80043ea:	4630      	mov	r0, r6
 80043ec:	f7ff fc7e 	bl	8003cec <__swsetup_r>
 80043f0:	b1c0      	cbz	r0, 8004424 <_vfiprintf_r+0x78>
 80043f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043f4:	07dc      	lsls	r4, r3, #31
 80043f6:	d50e      	bpl.n	8004416 <_vfiprintf_r+0x6a>
 80043f8:	f04f 30ff 	mov.w	r0, #4294967295
 80043fc:	b01d      	add	sp, #116	; 0x74
 80043fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004402:	4b7b      	ldr	r3, [pc, #492]	; (80045f0 <_vfiprintf_r+0x244>)
 8004404:	429d      	cmp	r5, r3
 8004406:	d101      	bne.n	800440c <_vfiprintf_r+0x60>
 8004408:	68b5      	ldr	r5, [r6, #8]
 800440a:	e7df      	b.n	80043cc <_vfiprintf_r+0x20>
 800440c:	4b79      	ldr	r3, [pc, #484]	; (80045f4 <_vfiprintf_r+0x248>)
 800440e:	429d      	cmp	r5, r3
 8004410:	bf08      	it	eq
 8004412:	68f5      	ldreq	r5, [r6, #12]
 8004414:	e7da      	b.n	80043cc <_vfiprintf_r+0x20>
 8004416:	89ab      	ldrh	r3, [r5, #12]
 8004418:	0598      	lsls	r0, r3, #22
 800441a:	d4ed      	bmi.n	80043f8 <_vfiprintf_r+0x4c>
 800441c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800441e:	f7ff fe8c 	bl	800413a <__retarget_lock_release_recursive>
 8004422:	e7e9      	b.n	80043f8 <_vfiprintf_r+0x4c>
 8004424:	2300      	movs	r3, #0
 8004426:	9309      	str	r3, [sp, #36]	; 0x24
 8004428:	2320      	movs	r3, #32
 800442a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800442e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004432:	2330      	movs	r3, #48	; 0x30
 8004434:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80045f8 <_vfiprintf_r+0x24c>
 8004438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800443c:	f04f 0901 	mov.w	r9, #1
 8004440:	4623      	mov	r3, r4
 8004442:	469a      	mov	sl, r3
 8004444:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004448:	b10a      	cbz	r2, 800444e <_vfiprintf_r+0xa2>
 800444a:	2a25      	cmp	r2, #37	; 0x25
 800444c:	d1f9      	bne.n	8004442 <_vfiprintf_r+0x96>
 800444e:	ebba 0b04 	subs.w	fp, sl, r4
 8004452:	d00b      	beq.n	800446c <_vfiprintf_r+0xc0>
 8004454:	465b      	mov	r3, fp
 8004456:	4622      	mov	r2, r4
 8004458:	4629      	mov	r1, r5
 800445a:	4630      	mov	r0, r6
 800445c:	f7ff ff93 	bl	8004386 <__sfputs_r>
 8004460:	3001      	adds	r0, #1
 8004462:	f000 80aa 	beq.w	80045ba <_vfiprintf_r+0x20e>
 8004466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004468:	445a      	add	r2, fp
 800446a:	9209      	str	r2, [sp, #36]	; 0x24
 800446c:	f89a 3000 	ldrb.w	r3, [sl]
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 80a2 	beq.w	80045ba <_vfiprintf_r+0x20e>
 8004476:	2300      	movs	r3, #0
 8004478:	f04f 32ff 	mov.w	r2, #4294967295
 800447c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004480:	f10a 0a01 	add.w	sl, sl, #1
 8004484:	9304      	str	r3, [sp, #16]
 8004486:	9307      	str	r3, [sp, #28]
 8004488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800448c:	931a      	str	r3, [sp, #104]	; 0x68
 800448e:	4654      	mov	r4, sl
 8004490:	2205      	movs	r2, #5
 8004492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004496:	4858      	ldr	r0, [pc, #352]	; (80045f8 <_vfiprintf_r+0x24c>)
 8004498:	f7fb fe9a 	bl	80001d0 <memchr>
 800449c:	9a04      	ldr	r2, [sp, #16]
 800449e:	b9d8      	cbnz	r0, 80044d8 <_vfiprintf_r+0x12c>
 80044a0:	06d1      	lsls	r1, r2, #27
 80044a2:	bf44      	itt	mi
 80044a4:	2320      	movmi	r3, #32
 80044a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044aa:	0713      	lsls	r3, r2, #28
 80044ac:	bf44      	itt	mi
 80044ae:	232b      	movmi	r3, #43	; 0x2b
 80044b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044b4:	f89a 3000 	ldrb.w	r3, [sl]
 80044b8:	2b2a      	cmp	r3, #42	; 0x2a
 80044ba:	d015      	beq.n	80044e8 <_vfiprintf_r+0x13c>
 80044bc:	9a07      	ldr	r2, [sp, #28]
 80044be:	4654      	mov	r4, sl
 80044c0:	2000      	movs	r0, #0
 80044c2:	f04f 0c0a 	mov.w	ip, #10
 80044c6:	4621      	mov	r1, r4
 80044c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044cc:	3b30      	subs	r3, #48	; 0x30
 80044ce:	2b09      	cmp	r3, #9
 80044d0:	d94e      	bls.n	8004570 <_vfiprintf_r+0x1c4>
 80044d2:	b1b0      	cbz	r0, 8004502 <_vfiprintf_r+0x156>
 80044d4:	9207      	str	r2, [sp, #28]
 80044d6:	e014      	b.n	8004502 <_vfiprintf_r+0x156>
 80044d8:	eba0 0308 	sub.w	r3, r0, r8
 80044dc:	fa09 f303 	lsl.w	r3, r9, r3
 80044e0:	4313      	orrs	r3, r2
 80044e2:	9304      	str	r3, [sp, #16]
 80044e4:	46a2      	mov	sl, r4
 80044e6:	e7d2      	b.n	800448e <_vfiprintf_r+0xe2>
 80044e8:	9b03      	ldr	r3, [sp, #12]
 80044ea:	1d19      	adds	r1, r3, #4
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	9103      	str	r1, [sp, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	bfbb      	ittet	lt
 80044f4:	425b      	neglt	r3, r3
 80044f6:	f042 0202 	orrlt.w	r2, r2, #2
 80044fa:	9307      	strge	r3, [sp, #28]
 80044fc:	9307      	strlt	r3, [sp, #28]
 80044fe:	bfb8      	it	lt
 8004500:	9204      	strlt	r2, [sp, #16]
 8004502:	7823      	ldrb	r3, [r4, #0]
 8004504:	2b2e      	cmp	r3, #46	; 0x2e
 8004506:	d10c      	bne.n	8004522 <_vfiprintf_r+0x176>
 8004508:	7863      	ldrb	r3, [r4, #1]
 800450a:	2b2a      	cmp	r3, #42	; 0x2a
 800450c:	d135      	bne.n	800457a <_vfiprintf_r+0x1ce>
 800450e:	9b03      	ldr	r3, [sp, #12]
 8004510:	1d1a      	adds	r2, r3, #4
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	9203      	str	r2, [sp, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	bfb8      	it	lt
 800451a:	f04f 33ff 	movlt.w	r3, #4294967295
 800451e:	3402      	adds	r4, #2
 8004520:	9305      	str	r3, [sp, #20]
 8004522:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004608 <_vfiprintf_r+0x25c>
 8004526:	7821      	ldrb	r1, [r4, #0]
 8004528:	2203      	movs	r2, #3
 800452a:	4650      	mov	r0, sl
 800452c:	f7fb fe50 	bl	80001d0 <memchr>
 8004530:	b140      	cbz	r0, 8004544 <_vfiprintf_r+0x198>
 8004532:	2340      	movs	r3, #64	; 0x40
 8004534:	eba0 000a 	sub.w	r0, r0, sl
 8004538:	fa03 f000 	lsl.w	r0, r3, r0
 800453c:	9b04      	ldr	r3, [sp, #16]
 800453e:	4303      	orrs	r3, r0
 8004540:	3401      	adds	r4, #1
 8004542:	9304      	str	r3, [sp, #16]
 8004544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004548:	482c      	ldr	r0, [pc, #176]	; (80045fc <_vfiprintf_r+0x250>)
 800454a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800454e:	2206      	movs	r2, #6
 8004550:	f7fb fe3e 	bl	80001d0 <memchr>
 8004554:	2800      	cmp	r0, #0
 8004556:	d03f      	beq.n	80045d8 <_vfiprintf_r+0x22c>
 8004558:	4b29      	ldr	r3, [pc, #164]	; (8004600 <_vfiprintf_r+0x254>)
 800455a:	bb1b      	cbnz	r3, 80045a4 <_vfiprintf_r+0x1f8>
 800455c:	9b03      	ldr	r3, [sp, #12]
 800455e:	3307      	adds	r3, #7
 8004560:	f023 0307 	bic.w	r3, r3, #7
 8004564:	3308      	adds	r3, #8
 8004566:	9303      	str	r3, [sp, #12]
 8004568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800456a:	443b      	add	r3, r7
 800456c:	9309      	str	r3, [sp, #36]	; 0x24
 800456e:	e767      	b.n	8004440 <_vfiprintf_r+0x94>
 8004570:	fb0c 3202 	mla	r2, ip, r2, r3
 8004574:	460c      	mov	r4, r1
 8004576:	2001      	movs	r0, #1
 8004578:	e7a5      	b.n	80044c6 <_vfiprintf_r+0x11a>
 800457a:	2300      	movs	r3, #0
 800457c:	3401      	adds	r4, #1
 800457e:	9305      	str	r3, [sp, #20]
 8004580:	4619      	mov	r1, r3
 8004582:	f04f 0c0a 	mov.w	ip, #10
 8004586:	4620      	mov	r0, r4
 8004588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800458c:	3a30      	subs	r2, #48	; 0x30
 800458e:	2a09      	cmp	r2, #9
 8004590:	d903      	bls.n	800459a <_vfiprintf_r+0x1ee>
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0c5      	beq.n	8004522 <_vfiprintf_r+0x176>
 8004596:	9105      	str	r1, [sp, #20]
 8004598:	e7c3      	b.n	8004522 <_vfiprintf_r+0x176>
 800459a:	fb0c 2101 	mla	r1, ip, r1, r2
 800459e:	4604      	mov	r4, r0
 80045a0:	2301      	movs	r3, #1
 80045a2:	e7f0      	b.n	8004586 <_vfiprintf_r+0x1da>
 80045a4:	ab03      	add	r3, sp, #12
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	462a      	mov	r2, r5
 80045aa:	4b16      	ldr	r3, [pc, #88]	; (8004604 <_vfiprintf_r+0x258>)
 80045ac:	a904      	add	r1, sp, #16
 80045ae:	4630      	mov	r0, r6
 80045b0:	f3af 8000 	nop.w
 80045b4:	4607      	mov	r7, r0
 80045b6:	1c78      	adds	r0, r7, #1
 80045b8:	d1d6      	bne.n	8004568 <_vfiprintf_r+0x1bc>
 80045ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80045bc:	07d9      	lsls	r1, r3, #31
 80045be:	d405      	bmi.n	80045cc <_vfiprintf_r+0x220>
 80045c0:	89ab      	ldrh	r3, [r5, #12]
 80045c2:	059a      	lsls	r2, r3, #22
 80045c4:	d402      	bmi.n	80045cc <_vfiprintf_r+0x220>
 80045c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045c8:	f7ff fdb7 	bl	800413a <__retarget_lock_release_recursive>
 80045cc:	89ab      	ldrh	r3, [r5, #12]
 80045ce:	065b      	lsls	r3, r3, #25
 80045d0:	f53f af12 	bmi.w	80043f8 <_vfiprintf_r+0x4c>
 80045d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045d6:	e711      	b.n	80043fc <_vfiprintf_r+0x50>
 80045d8:	ab03      	add	r3, sp, #12
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	462a      	mov	r2, r5
 80045de:	4b09      	ldr	r3, [pc, #36]	; (8004604 <_vfiprintf_r+0x258>)
 80045e0:	a904      	add	r1, sp, #16
 80045e2:	4630      	mov	r0, r6
 80045e4:	f000 f880 	bl	80046e8 <_printf_i>
 80045e8:	e7e4      	b.n	80045b4 <_vfiprintf_r+0x208>
 80045ea:	bf00      	nop
 80045ec:	08004b88 	.word	0x08004b88
 80045f0:	08004ba8 	.word	0x08004ba8
 80045f4:	08004b68 	.word	0x08004b68
 80045f8:	08004bc8 	.word	0x08004bc8
 80045fc:	08004bd2 	.word	0x08004bd2
 8004600:	00000000 	.word	0x00000000
 8004604:	08004387 	.word	0x08004387
 8004608:	08004bce 	.word	0x08004bce

0800460c <_printf_common>:
 800460c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004610:	4616      	mov	r6, r2
 8004612:	4699      	mov	r9, r3
 8004614:	688a      	ldr	r2, [r1, #8]
 8004616:	690b      	ldr	r3, [r1, #16]
 8004618:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800461c:	4293      	cmp	r3, r2
 800461e:	bfb8      	it	lt
 8004620:	4613      	movlt	r3, r2
 8004622:	6033      	str	r3, [r6, #0]
 8004624:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004628:	4607      	mov	r7, r0
 800462a:	460c      	mov	r4, r1
 800462c:	b10a      	cbz	r2, 8004632 <_printf_common+0x26>
 800462e:	3301      	adds	r3, #1
 8004630:	6033      	str	r3, [r6, #0]
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	0699      	lsls	r1, r3, #26
 8004636:	bf42      	ittt	mi
 8004638:	6833      	ldrmi	r3, [r6, #0]
 800463a:	3302      	addmi	r3, #2
 800463c:	6033      	strmi	r3, [r6, #0]
 800463e:	6825      	ldr	r5, [r4, #0]
 8004640:	f015 0506 	ands.w	r5, r5, #6
 8004644:	d106      	bne.n	8004654 <_printf_common+0x48>
 8004646:	f104 0a19 	add.w	sl, r4, #25
 800464a:	68e3      	ldr	r3, [r4, #12]
 800464c:	6832      	ldr	r2, [r6, #0]
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	42ab      	cmp	r3, r5
 8004652:	dc26      	bgt.n	80046a2 <_printf_common+0x96>
 8004654:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004658:	1e13      	subs	r3, r2, #0
 800465a:	6822      	ldr	r2, [r4, #0]
 800465c:	bf18      	it	ne
 800465e:	2301      	movne	r3, #1
 8004660:	0692      	lsls	r2, r2, #26
 8004662:	d42b      	bmi.n	80046bc <_printf_common+0xb0>
 8004664:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004668:	4649      	mov	r1, r9
 800466a:	4638      	mov	r0, r7
 800466c:	47c0      	blx	r8
 800466e:	3001      	adds	r0, #1
 8004670:	d01e      	beq.n	80046b0 <_printf_common+0xa4>
 8004672:	6823      	ldr	r3, [r4, #0]
 8004674:	68e5      	ldr	r5, [r4, #12]
 8004676:	6832      	ldr	r2, [r6, #0]
 8004678:	f003 0306 	and.w	r3, r3, #6
 800467c:	2b04      	cmp	r3, #4
 800467e:	bf08      	it	eq
 8004680:	1aad      	subeq	r5, r5, r2
 8004682:	68a3      	ldr	r3, [r4, #8]
 8004684:	6922      	ldr	r2, [r4, #16]
 8004686:	bf0c      	ite	eq
 8004688:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800468c:	2500      	movne	r5, #0
 800468e:	4293      	cmp	r3, r2
 8004690:	bfc4      	itt	gt
 8004692:	1a9b      	subgt	r3, r3, r2
 8004694:	18ed      	addgt	r5, r5, r3
 8004696:	2600      	movs	r6, #0
 8004698:	341a      	adds	r4, #26
 800469a:	42b5      	cmp	r5, r6
 800469c:	d11a      	bne.n	80046d4 <_printf_common+0xc8>
 800469e:	2000      	movs	r0, #0
 80046a0:	e008      	b.n	80046b4 <_printf_common+0xa8>
 80046a2:	2301      	movs	r3, #1
 80046a4:	4652      	mov	r2, sl
 80046a6:	4649      	mov	r1, r9
 80046a8:	4638      	mov	r0, r7
 80046aa:	47c0      	blx	r8
 80046ac:	3001      	adds	r0, #1
 80046ae:	d103      	bne.n	80046b8 <_printf_common+0xac>
 80046b0:	f04f 30ff 	mov.w	r0, #4294967295
 80046b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b8:	3501      	adds	r5, #1
 80046ba:	e7c6      	b.n	800464a <_printf_common+0x3e>
 80046bc:	18e1      	adds	r1, r4, r3
 80046be:	1c5a      	adds	r2, r3, #1
 80046c0:	2030      	movs	r0, #48	; 0x30
 80046c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046c6:	4422      	add	r2, r4
 80046c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046d0:	3302      	adds	r3, #2
 80046d2:	e7c7      	b.n	8004664 <_printf_common+0x58>
 80046d4:	2301      	movs	r3, #1
 80046d6:	4622      	mov	r2, r4
 80046d8:	4649      	mov	r1, r9
 80046da:	4638      	mov	r0, r7
 80046dc:	47c0      	blx	r8
 80046de:	3001      	adds	r0, #1
 80046e0:	d0e6      	beq.n	80046b0 <_printf_common+0xa4>
 80046e2:	3601      	adds	r6, #1
 80046e4:	e7d9      	b.n	800469a <_printf_common+0x8e>
	...

080046e8 <_printf_i>:
 80046e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046ec:	460c      	mov	r4, r1
 80046ee:	4691      	mov	r9, r2
 80046f0:	7e27      	ldrb	r7, [r4, #24]
 80046f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80046f4:	2f78      	cmp	r7, #120	; 0x78
 80046f6:	4680      	mov	r8, r0
 80046f8:	469a      	mov	sl, r3
 80046fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046fe:	d807      	bhi.n	8004710 <_printf_i+0x28>
 8004700:	2f62      	cmp	r7, #98	; 0x62
 8004702:	d80a      	bhi.n	800471a <_printf_i+0x32>
 8004704:	2f00      	cmp	r7, #0
 8004706:	f000 80d8 	beq.w	80048ba <_printf_i+0x1d2>
 800470a:	2f58      	cmp	r7, #88	; 0x58
 800470c:	f000 80a3 	beq.w	8004856 <_printf_i+0x16e>
 8004710:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004714:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004718:	e03a      	b.n	8004790 <_printf_i+0xa8>
 800471a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800471e:	2b15      	cmp	r3, #21
 8004720:	d8f6      	bhi.n	8004710 <_printf_i+0x28>
 8004722:	a001      	add	r0, pc, #4	; (adr r0, 8004728 <_printf_i+0x40>)
 8004724:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004728:	08004781 	.word	0x08004781
 800472c:	08004795 	.word	0x08004795
 8004730:	08004711 	.word	0x08004711
 8004734:	08004711 	.word	0x08004711
 8004738:	08004711 	.word	0x08004711
 800473c:	08004711 	.word	0x08004711
 8004740:	08004795 	.word	0x08004795
 8004744:	08004711 	.word	0x08004711
 8004748:	08004711 	.word	0x08004711
 800474c:	08004711 	.word	0x08004711
 8004750:	08004711 	.word	0x08004711
 8004754:	080048a1 	.word	0x080048a1
 8004758:	080047c5 	.word	0x080047c5
 800475c:	08004883 	.word	0x08004883
 8004760:	08004711 	.word	0x08004711
 8004764:	08004711 	.word	0x08004711
 8004768:	080048c3 	.word	0x080048c3
 800476c:	08004711 	.word	0x08004711
 8004770:	080047c5 	.word	0x080047c5
 8004774:	08004711 	.word	0x08004711
 8004778:	08004711 	.word	0x08004711
 800477c:	0800488b 	.word	0x0800488b
 8004780:	680b      	ldr	r3, [r1, #0]
 8004782:	1d1a      	adds	r2, r3, #4
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	600a      	str	r2, [r1, #0]
 8004788:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800478c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004790:	2301      	movs	r3, #1
 8004792:	e0a3      	b.n	80048dc <_printf_i+0x1f4>
 8004794:	6825      	ldr	r5, [r4, #0]
 8004796:	6808      	ldr	r0, [r1, #0]
 8004798:	062e      	lsls	r6, r5, #24
 800479a:	f100 0304 	add.w	r3, r0, #4
 800479e:	d50a      	bpl.n	80047b6 <_printf_i+0xce>
 80047a0:	6805      	ldr	r5, [r0, #0]
 80047a2:	600b      	str	r3, [r1, #0]
 80047a4:	2d00      	cmp	r5, #0
 80047a6:	da03      	bge.n	80047b0 <_printf_i+0xc8>
 80047a8:	232d      	movs	r3, #45	; 0x2d
 80047aa:	426d      	negs	r5, r5
 80047ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047b0:	485e      	ldr	r0, [pc, #376]	; (800492c <_printf_i+0x244>)
 80047b2:	230a      	movs	r3, #10
 80047b4:	e019      	b.n	80047ea <_printf_i+0x102>
 80047b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80047ba:	6805      	ldr	r5, [r0, #0]
 80047bc:	600b      	str	r3, [r1, #0]
 80047be:	bf18      	it	ne
 80047c0:	b22d      	sxthne	r5, r5
 80047c2:	e7ef      	b.n	80047a4 <_printf_i+0xbc>
 80047c4:	680b      	ldr	r3, [r1, #0]
 80047c6:	6825      	ldr	r5, [r4, #0]
 80047c8:	1d18      	adds	r0, r3, #4
 80047ca:	6008      	str	r0, [r1, #0]
 80047cc:	0628      	lsls	r0, r5, #24
 80047ce:	d501      	bpl.n	80047d4 <_printf_i+0xec>
 80047d0:	681d      	ldr	r5, [r3, #0]
 80047d2:	e002      	b.n	80047da <_printf_i+0xf2>
 80047d4:	0669      	lsls	r1, r5, #25
 80047d6:	d5fb      	bpl.n	80047d0 <_printf_i+0xe8>
 80047d8:	881d      	ldrh	r5, [r3, #0]
 80047da:	4854      	ldr	r0, [pc, #336]	; (800492c <_printf_i+0x244>)
 80047dc:	2f6f      	cmp	r7, #111	; 0x6f
 80047de:	bf0c      	ite	eq
 80047e0:	2308      	moveq	r3, #8
 80047e2:	230a      	movne	r3, #10
 80047e4:	2100      	movs	r1, #0
 80047e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047ea:	6866      	ldr	r6, [r4, #4]
 80047ec:	60a6      	str	r6, [r4, #8]
 80047ee:	2e00      	cmp	r6, #0
 80047f0:	bfa2      	ittt	ge
 80047f2:	6821      	ldrge	r1, [r4, #0]
 80047f4:	f021 0104 	bicge.w	r1, r1, #4
 80047f8:	6021      	strge	r1, [r4, #0]
 80047fa:	b90d      	cbnz	r5, 8004800 <_printf_i+0x118>
 80047fc:	2e00      	cmp	r6, #0
 80047fe:	d04d      	beq.n	800489c <_printf_i+0x1b4>
 8004800:	4616      	mov	r6, r2
 8004802:	fbb5 f1f3 	udiv	r1, r5, r3
 8004806:	fb03 5711 	mls	r7, r3, r1, r5
 800480a:	5dc7      	ldrb	r7, [r0, r7]
 800480c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004810:	462f      	mov	r7, r5
 8004812:	42bb      	cmp	r3, r7
 8004814:	460d      	mov	r5, r1
 8004816:	d9f4      	bls.n	8004802 <_printf_i+0x11a>
 8004818:	2b08      	cmp	r3, #8
 800481a:	d10b      	bne.n	8004834 <_printf_i+0x14c>
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	07df      	lsls	r7, r3, #31
 8004820:	d508      	bpl.n	8004834 <_printf_i+0x14c>
 8004822:	6923      	ldr	r3, [r4, #16]
 8004824:	6861      	ldr	r1, [r4, #4]
 8004826:	4299      	cmp	r1, r3
 8004828:	bfde      	ittt	le
 800482a:	2330      	movle	r3, #48	; 0x30
 800482c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004830:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004834:	1b92      	subs	r2, r2, r6
 8004836:	6122      	str	r2, [r4, #16]
 8004838:	f8cd a000 	str.w	sl, [sp]
 800483c:	464b      	mov	r3, r9
 800483e:	aa03      	add	r2, sp, #12
 8004840:	4621      	mov	r1, r4
 8004842:	4640      	mov	r0, r8
 8004844:	f7ff fee2 	bl	800460c <_printf_common>
 8004848:	3001      	adds	r0, #1
 800484a:	d14c      	bne.n	80048e6 <_printf_i+0x1fe>
 800484c:	f04f 30ff 	mov.w	r0, #4294967295
 8004850:	b004      	add	sp, #16
 8004852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004856:	4835      	ldr	r0, [pc, #212]	; (800492c <_printf_i+0x244>)
 8004858:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	680e      	ldr	r6, [r1, #0]
 8004860:	061f      	lsls	r7, r3, #24
 8004862:	f856 5b04 	ldr.w	r5, [r6], #4
 8004866:	600e      	str	r6, [r1, #0]
 8004868:	d514      	bpl.n	8004894 <_printf_i+0x1ac>
 800486a:	07d9      	lsls	r1, r3, #31
 800486c:	bf44      	itt	mi
 800486e:	f043 0320 	orrmi.w	r3, r3, #32
 8004872:	6023      	strmi	r3, [r4, #0]
 8004874:	b91d      	cbnz	r5, 800487e <_printf_i+0x196>
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	f023 0320 	bic.w	r3, r3, #32
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	2310      	movs	r3, #16
 8004880:	e7b0      	b.n	80047e4 <_printf_i+0xfc>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	f043 0320 	orr.w	r3, r3, #32
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	2378      	movs	r3, #120	; 0x78
 800488c:	4828      	ldr	r0, [pc, #160]	; (8004930 <_printf_i+0x248>)
 800488e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004892:	e7e3      	b.n	800485c <_printf_i+0x174>
 8004894:	065e      	lsls	r6, r3, #25
 8004896:	bf48      	it	mi
 8004898:	b2ad      	uxthmi	r5, r5
 800489a:	e7e6      	b.n	800486a <_printf_i+0x182>
 800489c:	4616      	mov	r6, r2
 800489e:	e7bb      	b.n	8004818 <_printf_i+0x130>
 80048a0:	680b      	ldr	r3, [r1, #0]
 80048a2:	6826      	ldr	r6, [r4, #0]
 80048a4:	6960      	ldr	r0, [r4, #20]
 80048a6:	1d1d      	adds	r5, r3, #4
 80048a8:	600d      	str	r5, [r1, #0]
 80048aa:	0635      	lsls	r5, r6, #24
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	d501      	bpl.n	80048b4 <_printf_i+0x1cc>
 80048b0:	6018      	str	r0, [r3, #0]
 80048b2:	e002      	b.n	80048ba <_printf_i+0x1d2>
 80048b4:	0671      	lsls	r1, r6, #25
 80048b6:	d5fb      	bpl.n	80048b0 <_printf_i+0x1c8>
 80048b8:	8018      	strh	r0, [r3, #0]
 80048ba:	2300      	movs	r3, #0
 80048bc:	6123      	str	r3, [r4, #16]
 80048be:	4616      	mov	r6, r2
 80048c0:	e7ba      	b.n	8004838 <_printf_i+0x150>
 80048c2:	680b      	ldr	r3, [r1, #0]
 80048c4:	1d1a      	adds	r2, r3, #4
 80048c6:	600a      	str	r2, [r1, #0]
 80048c8:	681e      	ldr	r6, [r3, #0]
 80048ca:	6862      	ldr	r2, [r4, #4]
 80048cc:	2100      	movs	r1, #0
 80048ce:	4630      	mov	r0, r6
 80048d0:	f7fb fc7e 	bl	80001d0 <memchr>
 80048d4:	b108      	cbz	r0, 80048da <_printf_i+0x1f2>
 80048d6:	1b80      	subs	r0, r0, r6
 80048d8:	6060      	str	r0, [r4, #4]
 80048da:	6863      	ldr	r3, [r4, #4]
 80048dc:	6123      	str	r3, [r4, #16]
 80048de:	2300      	movs	r3, #0
 80048e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048e4:	e7a8      	b.n	8004838 <_printf_i+0x150>
 80048e6:	6923      	ldr	r3, [r4, #16]
 80048e8:	4632      	mov	r2, r6
 80048ea:	4649      	mov	r1, r9
 80048ec:	4640      	mov	r0, r8
 80048ee:	47d0      	blx	sl
 80048f0:	3001      	adds	r0, #1
 80048f2:	d0ab      	beq.n	800484c <_printf_i+0x164>
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	079b      	lsls	r3, r3, #30
 80048f8:	d413      	bmi.n	8004922 <_printf_i+0x23a>
 80048fa:	68e0      	ldr	r0, [r4, #12]
 80048fc:	9b03      	ldr	r3, [sp, #12]
 80048fe:	4298      	cmp	r0, r3
 8004900:	bfb8      	it	lt
 8004902:	4618      	movlt	r0, r3
 8004904:	e7a4      	b.n	8004850 <_printf_i+0x168>
 8004906:	2301      	movs	r3, #1
 8004908:	4632      	mov	r2, r6
 800490a:	4649      	mov	r1, r9
 800490c:	4640      	mov	r0, r8
 800490e:	47d0      	blx	sl
 8004910:	3001      	adds	r0, #1
 8004912:	d09b      	beq.n	800484c <_printf_i+0x164>
 8004914:	3501      	adds	r5, #1
 8004916:	68e3      	ldr	r3, [r4, #12]
 8004918:	9903      	ldr	r1, [sp, #12]
 800491a:	1a5b      	subs	r3, r3, r1
 800491c:	42ab      	cmp	r3, r5
 800491e:	dcf2      	bgt.n	8004906 <_printf_i+0x21e>
 8004920:	e7eb      	b.n	80048fa <_printf_i+0x212>
 8004922:	2500      	movs	r5, #0
 8004924:	f104 0619 	add.w	r6, r4, #25
 8004928:	e7f5      	b.n	8004916 <_printf_i+0x22e>
 800492a:	bf00      	nop
 800492c:	08004bd9 	.word	0x08004bd9
 8004930:	08004bea 	.word	0x08004bea

08004934 <_sbrk_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4d06      	ldr	r5, [pc, #24]	; (8004950 <_sbrk_r+0x1c>)
 8004938:	2300      	movs	r3, #0
 800493a:	4604      	mov	r4, r0
 800493c:	4608      	mov	r0, r1
 800493e:	602b      	str	r3, [r5, #0]
 8004940:	f7fc f8f4 	bl	8000b2c <_sbrk>
 8004944:	1c43      	adds	r3, r0, #1
 8004946:	d102      	bne.n	800494e <_sbrk_r+0x1a>
 8004948:	682b      	ldr	r3, [r5, #0]
 800494a:	b103      	cbz	r3, 800494e <_sbrk_r+0x1a>
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	bd38      	pop	{r3, r4, r5, pc}
 8004950:	200001f0 	.word	0x200001f0

08004954 <__sread>:
 8004954:	b510      	push	{r4, lr}
 8004956:	460c      	mov	r4, r1
 8004958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800495c:	f000 f8a0 	bl	8004aa0 <_read_r>
 8004960:	2800      	cmp	r0, #0
 8004962:	bfab      	itete	ge
 8004964:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004966:	89a3      	ldrhlt	r3, [r4, #12]
 8004968:	181b      	addge	r3, r3, r0
 800496a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800496e:	bfac      	ite	ge
 8004970:	6563      	strge	r3, [r4, #84]	; 0x54
 8004972:	81a3      	strhlt	r3, [r4, #12]
 8004974:	bd10      	pop	{r4, pc}

08004976 <__swrite>:
 8004976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800497a:	461f      	mov	r7, r3
 800497c:	898b      	ldrh	r3, [r1, #12]
 800497e:	05db      	lsls	r3, r3, #23
 8004980:	4605      	mov	r5, r0
 8004982:	460c      	mov	r4, r1
 8004984:	4616      	mov	r6, r2
 8004986:	d505      	bpl.n	8004994 <__swrite+0x1e>
 8004988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800498c:	2302      	movs	r3, #2
 800498e:	2200      	movs	r2, #0
 8004990:	f000 f868 	bl	8004a64 <_lseek_r>
 8004994:	89a3      	ldrh	r3, [r4, #12]
 8004996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800499a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800499e:	81a3      	strh	r3, [r4, #12]
 80049a0:	4632      	mov	r2, r6
 80049a2:	463b      	mov	r3, r7
 80049a4:	4628      	mov	r0, r5
 80049a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049aa:	f000 b817 	b.w	80049dc <_write_r>

080049ae <__sseek>:
 80049ae:	b510      	push	{r4, lr}
 80049b0:	460c      	mov	r4, r1
 80049b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049b6:	f000 f855 	bl	8004a64 <_lseek_r>
 80049ba:	1c43      	adds	r3, r0, #1
 80049bc:	89a3      	ldrh	r3, [r4, #12]
 80049be:	bf15      	itete	ne
 80049c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80049c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80049c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80049ca:	81a3      	strheq	r3, [r4, #12]
 80049cc:	bf18      	it	ne
 80049ce:	81a3      	strhne	r3, [r4, #12]
 80049d0:	bd10      	pop	{r4, pc}

080049d2 <__sclose>:
 80049d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d6:	f000 b813 	b.w	8004a00 <_close_r>
	...

080049dc <_write_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	4d07      	ldr	r5, [pc, #28]	; (80049fc <_write_r+0x20>)
 80049e0:	4604      	mov	r4, r0
 80049e2:	4608      	mov	r0, r1
 80049e4:	4611      	mov	r1, r2
 80049e6:	2200      	movs	r2, #0
 80049e8:	602a      	str	r2, [r5, #0]
 80049ea:	461a      	mov	r2, r3
 80049ec:	f7fc f84d 	bl	8000a8a <_write>
 80049f0:	1c43      	adds	r3, r0, #1
 80049f2:	d102      	bne.n	80049fa <_write_r+0x1e>
 80049f4:	682b      	ldr	r3, [r5, #0]
 80049f6:	b103      	cbz	r3, 80049fa <_write_r+0x1e>
 80049f8:	6023      	str	r3, [r4, #0]
 80049fa:	bd38      	pop	{r3, r4, r5, pc}
 80049fc:	200001f0 	.word	0x200001f0

08004a00 <_close_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d06      	ldr	r5, [pc, #24]	; (8004a1c <_close_r+0x1c>)
 8004a04:	2300      	movs	r3, #0
 8004a06:	4604      	mov	r4, r0
 8004a08:	4608      	mov	r0, r1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	f7fc f859 	bl	8000ac2 <_close>
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	d102      	bne.n	8004a1a <_close_r+0x1a>
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	b103      	cbz	r3, 8004a1a <_close_r+0x1a>
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	bd38      	pop	{r3, r4, r5, pc}
 8004a1c:	200001f0 	.word	0x200001f0

08004a20 <_fstat_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4d07      	ldr	r5, [pc, #28]	; (8004a40 <_fstat_r+0x20>)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	602b      	str	r3, [r5, #0]
 8004a2e:	f7fc f854 	bl	8000ada <_fstat>
 8004a32:	1c43      	adds	r3, r0, #1
 8004a34:	d102      	bne.n	8004a3c <_fstat_r+0x1c>
 8004a36:	682b      	ldr	r3, [r5, #0]
 8004a38:	b103      	cbz	r3, 8004a3c <_fstat_r+0x1c>
 8004a3a:	6023      	str	r3, [r4, #0]
 8004a3c:	bd38      	pop	{r3, r4, r5, pc}
 8004a3e:	bf00      	nop
 8004a40:	200001f0 	.word	0x200001f0

08004a44 <_isatty_r>:
 8004a44:	b538      	push	{r3, r4, r5, lr}
 8004a46:	4d06      	ldr	r5, [pc, #24]	; (8004a60 <_isatty_r+0x1c>)
 8004a48:	2300      	movs	r3, #0
 8004a4a:	4604      	mov	r4, r0
 8004a4c:	4608      	mov	r0, r1
 8004a4e:	602b      	str	r3, [r5, #0]
 8004a50:	f7fc f853 	bl	8000afa <_isatty>
 8004a54:	1c43      	adds	r3, r0, #1
 8004a56:	d102      	bne.n	8004a5e <_isatty_r+0x1a>
 8004a58:	682b      	ldr	r3, [r5, #0]
 8004a5a:	b103      	cbz	r3, 8004a5e <_isatty_r+0x1a>
 8004a5c:	6023      	str	r3, [r4, #0]
 8004a5e:	bd38      	pop	{r3, r4, r5, pc}
 8004a60:	200001f0 	.word	0x200001f0

08004a64 <_lseek_r>:
 8004a64:	b538      	push	{r3, r4, r5, lr}
 8004a66:	4d07      	ldr	r5, [pc, #28]	; (8004a84 <_lseek_r+0x20>)
 8004a68:	4604      	mov	r4, r0
 8004a6a:	4608      	mov	r0, r1
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	2200      	movs	r2, #0
 8004a70:	602a      	str	r2, [r5, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	f7fc f84c 	bl	8000b10 <_lseek>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d102      	bne.n	8004a82 <_lseek_r+0x1e>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	b103      	cbz	r3, 8004a82 <_lseek_r+0x1e>
 8004a80:	6023      	str	r3, [r4, #0]
 8004a82:	bd38      	pop	{r3, r4, r5, pc}
 8004a84:	200001f0 	.word	0x200001f0

08004a88 <__malloc_lock>:
 8004a88:	4801      	ldr	r0, [pc, #4]	; (8004a90 <__malloc_lock+0x8>)
 8004a8a:	f7ff bb55 	b.w	8004138 <__retarget_lock_acquire_recursive>
 8004a8e:	bf00      	nop
 8004a90:	200001e8 	.word	0x200001e8

08004a94 <__malloc_unlock>:
 8004a94:	4801      	ldr	r0, [pc, #4]	; (8004a9c <__malloc_unlock+0x8>)
 8004a96:	f7ff bb50 	b.w	800413a <__retarget_lock_release_recursive>
 8004a9a:	bf00      	nop
 8004a9c:	200001e8 	.word	0x200001e8

08004aa0 <_read_r>:
 8004aa0:	b538      	push	{r3, r4, r5, lr}
 8004aa2:	4d07      	ldr	r5, [pc, #28]	; (8004ac0 <_read_r+0x20>)
 8004aa4:	4604      	mov	r4, r0
 8004aa6:	4608      	mov	r0, r1
 8004aa8:	4611      	mov	r1, r2
 8004aaa:	2200      	movs	r2, #0
 8004aac:	602a      	str	r2, [r5, #0]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f7fb ffce 	bl	8000a50 <_read>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d102      	bne.n	8004abe <_read_r+0x1e>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	b103      	cbz	r3, 8004abe <_read_r+0x1e>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
 8004ac0:	200001f0 	.word	0x200001f0

08004ac4 <_init>:
 8004ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac6:	bf00      	nop
 8004ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aca:	bc08      	pop	{r3}
 8004acc:	469e      	mov	lr, r3
 8004ace:	4770      	bx	lr

08004ad0 <_fini>:
 8004ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad2:	bf00      	nop
 8004ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad6:	bc08      	pop	{r3}
 8004ad8:	469e      	mov	lr, r3
 8004ada:	4770      	bx	lr
