# generated on Thu Oct 10 04:56:49 2013
# Top Cell: mips

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 12.973  | 15.645  | 12.973  | 13.392  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|  4288   |  4112   |   160   |   16    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |   24 (24)    |   -6.521   |   25 (25)    |
|   max_tran     |  24 (5169)   |  -14.731   |  24 (5169)   |
|   max_fanout   |    2 (2)     |    -29     |    3 (3)     |
+----------------+--------------+------------+--------------+

Density: 43.940%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
