OpenROAD 1 f0e6c04818f120fcd15c29735a398d3cd420bd78
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef at line 794.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/placement/7-replace.def
[INFO ODB-0128] Design: dvsd_cmp
[INFO ODB-0130]     Created 13 pins.
[INFO ODB-0131]     Created 50 components and 226 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 174 connections.
[INFO ODB-0133]     Created 23 nets and 52 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/placement/7-replace.def
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[INFO RSZ-0027] Inserted 8 input buffers.
[INFO RSZ-0028] Inserted 3 output buffers.
[INFO RSZ-0058] Using max wire length 4269um.
[INFO RSZ-0039] Resized 14 instances.
Placement Analysis
---------------------------------
total displacement         89.0 u
average displacement        1.5 u
max displacement           10.0 u
original HPWL             427.5 u
legalized HPWL            485.6 u
delta HPWL                   14 %

[INFO DPL-0020] Mirrored 13 instances
[INFO DPL-0021] HPWL before             485.6 u
[INFO DPL-0022] HPWL after              469.9 u
[INFO DPL-0023] HPWL delta               -3.2 %
