vendor_name = ModelSim
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/Components_project.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_file.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_3.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/nand_16.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/zero_ex_16_9.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/fulladder.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/ir_reg.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/halfadder.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_9_16.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_2.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_8.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux4_1.vhd
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd
source_file = 1, /opt/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /opt/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf
source_file = 1, /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/TopLevel.ram0_memory_e411fb78.hdl.mif
design_name = TopLevel
instance = comp, \reset~input , reset~input, TopLevel, 1
instance = comp, \clock~input , clock~input, TopLevel, 1
