0.6
2017.3
Oct  4 2017
20:01:51
/home/limuyang1999/Desktop/Computer Architecture Task 2/Riscv-cpu_Project/Riscv-cpu Project.sim/sim_1/behav/xsim/glbl.v,1515222612,verilog,,,,glbl,,,,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/ctrl.v,1515222612,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/data_ram.v,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.h,ctrl,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/data_ram.v,1515222612,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/ex.v,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.v,data_ram,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.h,1515222612,verilog,,,,,,,,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/ex.v,1515222612,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/ex_mem.v,,ex,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/ex_mem.v,1515217523,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/id.v,,ex_mem,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/id.v,1515217548,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/id_ex.v,,id,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/id_ex.v,1515217604,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/if_id.v,,id_ex,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/if_id.v,1515217751,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/inst_rom.v,,if_id,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/inst_rom.v,1515219560,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/mem.v,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.v,inst_rom,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/mem.v,1515218076,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/mem_wb.v,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.h,mem,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/mem_wb.v,1515217779,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/openmips.v,,mem_wb,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/openmips.v,1515218390,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/openmips_min_sopc.v,,openmips,,,../../../../../Source/CPU,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/openmips_min_sopc.v,1515217576,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/pc_reg.v,,openmips_min_sopc,,,../../../../../Source/CPU,,,,,
,,,,,,openmips_min_sopc_tb,,,,,,,,
/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/pc_reg.v,1515217825,verilog,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/pdt.v,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/defines.v,pc_reg,,,../../../../../Source/CPU,,,,,
,,,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/regfile.v,,pdt,,,,,,,,
,,,,/home/limuyang1999/Desktop/Computer Architecture Task 2/Source/CPU/openmips_min_sopc_tb.v,,regfile,,,,,,,,
