##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_1(fixed-function):R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_1(fixed-function):F vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1                  | Frequency: 39.72 MHz  | Target: 0.01 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                | Frequency: 39.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                  Clock_1        1.66667e+008     166641528   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1(fixed-function)  Clock_1        1.66667e+008     166651732   N/A              N/A         N/A              N/A         8.33333e+007     83318398    
CyBUS_CLK                Clock_1        41666.7          16490       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  33791         Clock_1:R         
Pin_2(0)_PAD  38138         Clock_1:R         
Pin_3(0)_PAD  37258         Clock_1:R         
Pin_4(0)_PAD  32210         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 39.72 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 16490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell10  11077  13657  16490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 16490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell10  11077  13657  16490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166641528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23569
-------------------------------------   ----- 
End-of-path arrival time (ps)           23569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell15  16677  23569  166641528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell15       0      0  RISE       1


5.2::Critical Path Report for (Clock_1(fixed-function):R vs. Clock_1:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166651732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):R#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0      0       COMP  RISE       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0      0  166651732  RISE       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000   1000  166651732  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0  macrocell62     10425  11425  166651732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1


5.3::Critical Path Report for (Clock_1(fixed-function):F vs. Clock_1:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83318398p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11425
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344758
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0  macrocell62     10425  83344758  83318398  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 16490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell10  11077  13657  16490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 16490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell10  11077  13657  16490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 17400p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12747
-------------------------------------   ----- 
End-of-path arrival time (ps)           12747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell4  10167  12747  17400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 18232p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell3   9334  11914  18232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 18264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell14   9302  11882  18264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 18347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11800
-------------------------------------   ----- 
End-of-path arrival time (ps)           11800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell6   9220  11800  18347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 18963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell5   8604  11184  18963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19149p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell2   8418  10998  19149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19914p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell16   7653  10233  19914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 20694p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9453
-------------------------------------   ---- 
End-of-path arrival time (ps)           9453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell13   6873   9453  20694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 20712p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9435
-------------------------------------   ---- 
End-of-path arrival time (ps)           9435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell12   6855   9435  20712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 21118p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell7   6449   9029  21118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 22706p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell9   4861   7441  22706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 22710p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell11   4857   7437  22710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 22726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1     2580   2580  16490  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell15   4841   7421  22726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 22729p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7418
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_0     datapathcell8   4838   7418  22729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 23797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)    41667
- Setup time                                        -11520
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1    2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_0    datapathcell1   3769   6349  23797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/ar_0        macrocell41   11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/ar_0             macrocell47   11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:final_kill_reg\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/ar_0       macrocell50   11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/clock_0             macrocell50         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:runmode_enable\/ar_0        macrocell98   11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:runmode_enable\/clock_0              macrocell98         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/ar_0              macrocell99   11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_3:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_1\/clock_0
Path slack     : 27461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/ar_0              macrocell100  11626  14206  27461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 27976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13691
-------------------------------------   ----- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/ar_0             macrocell48   11111  13691  27976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_1\/clock_0
Path slack     : 28059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13608
-------------------------------------   ----- 
End-of-path arrival time (ps)           13608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/ar_0             macrocell58   11028  13608  28059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:runmode_enable\/clock_0
Path slack     : 28534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13133
-------------------------------------   ----- 
End-of-path arrival time (ps)           13133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:runmode_enable\/ar_0       macrocell55   10553  13133  28534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_0\/clock_0
Path slack     : 28534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13133
-------------------------------------   ----- 
End-of-path arrival time (ps)           13133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/ar_0             macrocell57   10553  13133  28534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:status_0\/clock_0
Path slack     : 29269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12398
-------------------------------------   ----- 
End-of-path arrival time (ps)           12398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/ar_0             macrocell84    9818  12398  29269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/ar_0         macrocell62    9810  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:final_kill_reg\/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/ar_0       macrocell70    9810  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/ar_0        macrocell71    9810  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:runmode_enable\/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:runmode_enable\/ar_0       macrocell74    9810  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:runmode_enable\/clock_0             macrocell74         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:status_0\/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/ar_0             macrocell76    9810  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0
Path slack     : 29717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/ar_0         macrocell31    9370  11950  29717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0               macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0
Path slack     : 29717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/ar_0         macrocell52    9370  11950  29717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0               macrocell52         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_7:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 29717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_7:PWMUDB:runmode_enable\/ar_0        macrocell114   9370  11950  29717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:runmode_enable\/clock_0              macrocell114        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_7:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_1\/clock_0
Path slack     : 29717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/ar_0              macrocell116   9370  11950  29717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:final_kill_reg\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/ar_0       macrocell60    8581  11161  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/clock_0             macrocell60         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:runmode_enable\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:runmode_enable\/ar_0       macrocell65    8581  11161  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:runmode_enable\/clock_0             macrocell65         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_0\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/ar_0             macrocell67    8581  11161  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_1\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/ar_0             macrocell68    8581  11161  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:runmode_enable\/clock_0
Path slack     : 30635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:runmode_enable\/ar_0       macrocell45    8452  11032  30635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:runmode_enable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 30635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/ar_0        macrocell51    8452  11032  30635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_7:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 30635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/ar_0              macrocell115   8452  11032  30635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0
Path slack     : 30635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/ar_0          macrocell122   8452  11032  30635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0                macrocell122        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 30902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/ar_0       macrocell34    8184  10764  30902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:trig_disable\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0
Path slack     : 30902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/ar_0         macrocell39    8184  10764  30902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0
Path slack     : 30902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/ar_0         macrocell80    8184  10764  30902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 30902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:runmode_enable\/ar_0        macrocell124   8184  10764  30902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:runmode_enable\/clock_0              macrocell124        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 30902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/ar_0              macrocell126   8184  10764  30902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0
Path slack     : 30916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/ar_0         macrocell72    8170  10750  30916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0               macrocell72         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_6:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 30916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_6:PWMUDB:runmode_enable\/ar_0        macrocell109   8170  10750  30916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:runmode_enable\/clock_0              macrocell109        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_6:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_1\/clock_0
Path slack     : 30916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/ar_0              macrocell111   8170  10750  30916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:final_kill_reg\/clock_0
Path slack     : 30916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/ar_0        macrocell120   8170  10750  30916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/clock_0              macrocell120        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 30916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/ar_0         macrocell121   8170  10750  30916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_11:PWMUDB:runmode_enable\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 30990p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell3        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  30990  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/main_1                macrocell34    4587   7167  30990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_11:PWMUDB:trig_disable\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0
Path slack     : 30990p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell3        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  30990  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/main_1                  macrocell39    4587   7167  30990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_14:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:runmode_enable\/clock_0
Path slack     : 31295p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  31295  RISE       1
\Motor_1:PWM_14:PWMUDB:runmode_enable\/main_0                macrocell65    4282   6862  31295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:runmode_enable\/clock_0             macrocell65         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 31580p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell9        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell9   2580   2580  31580  RISE       1
\Motor_1:PWM_1:PWMUDB:runmode_enable\/main_0                macrocell88    3996   6576  31580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:runmode_enable\/clock_0              macrocell88         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/ar_0             macrocell36    7432  10012  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:runmode_enable\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:runmode_enable\/ar_0       macrocell82    7432  10012  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:runmode_enable\/clock_0             macrocell82         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_5:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/ar_0              macrocell106   7432  10012  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3625\/main_0
Capture Clock  : \Motor_1:Net_3625\/clock_0
Path slack     : 31868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  31295  RISE       1
\Motor_1:Net_3625\/main_0                                    macrocell17    3709   6289  31868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3625\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_16:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:runmode_enable\/clock_0
Path slack     : 32130p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell8        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell8   2580   2580  32130  RISE       1
\Motor_1:PWM_16:PWMUDB:runmode_enable\/main_0                macrocell82    3447   6027  32130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:runmode_enable\/clock_0             macrocell82         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 32161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell13       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell13   2580   2580  32161  RISE       1
\Motor_1:PWM_5:PWMUDB:runmode_enable\/main_0                macrocell105    3415   5995  32161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:runmode_enable\/clock_0              macrocell105        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_12:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:runmode_enable\/clock_0
Path slack     : 32176p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  32176  RISE       1
\Motor_1:PWM_12:PWMUDB:runmode_enable\/main_0                macrocell45    3401   5981  32176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:runmode_enable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3604\/main_0
Capture Clock  : \Motor_1:Net_3604\/clock_0
Path slack     : 32402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell2        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32402  RISE       1
\Motor_1:Net_3604\/main_0                                    macrocell8     3174   5754  32402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3604\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_796\/main_0
Capture Clock  : \Motor_1:Net_796\/clock_0
Path slack     : 32620p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell16       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell16   2580   2580  32620  RISE       1
\Motor_1:Net_796\/main_0                                    macrocell18     2956   5536  32620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_796\/clock_0                                  macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 32620p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell16       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell16   2580   2580  32620  RISE       1
\Motor_1:PWM_8:PWMUDB:runmode_enable\/main_0                macrocell118    2956   5536  32620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3616\/main_0
Capture Clock  : \Motor_1:Net_3616\/clock_0
Path slack     : 32627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell3        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  30990  RISE       1
\Motor_1:Net_3616\/main_0                                    macrocell10    2950   5530  32627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3616\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 32647p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell12       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell12   2580   2580  32647  RISE       1
\Motor_1:PWM_4:PWMUDB:runmode_enable\/main_0                macrocell102    2930   5510  32647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_330\/main_0
Capture Clock  : \Motor_1:Net_330\/clock_0
Path slack     : 32698p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell12       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell12   2580   2580  32647  RISE       1
\Motor_1:Net_330\/main_0                                    macrocell5      2878   5458  32698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_330\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 32756p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell15       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell15   2580   2580  32756  RISE       1
\Motor_1:PWM_7:PWMUDB:runmode_enable\/main_0                macrocell114    2820   5400  32756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:runmode_enable\/clock_0              macrocell114        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_798\/main_0
Capture Clock  : \Motor_1:Net_798\/clock_0
Path slack     : 32764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell15       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell15   2580   2580  32756  RISE       1
\Motor_1:Net_798\/main_0                                    macrocell19     2813   5393  32764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_798\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3619\/main_0
Capture Clock  : \Motor_1:Net_3619\/clock_0
Path slack     : 32899p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell8        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell8   2580   2580  32130  RISE       1
\Motor_1:Net_3619\/main_0                                    macrocell12    2678   5258  32899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3619\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3617\/main_0
Capture Clock  : \Motor_1:Net_3617\/clock_0
Path slack     : 32943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  32176  RISE       1
\Motor_1:Net_3617\/main_0                                    macrocell11    2634   5214  32943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3617\/clock_0                                 macrocell11         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_332\/main_0
Capture Clock  : \Motor_1:Net_332\/clock_0
Path slack     : 32945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell10   2580   2580  32945  RISE       1
\Motor_1:Net_332\/main_0                                    macrocell6      2632   5212  32945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_332\/clock_0                                  macrocell6          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_802\/main_0
Capture Clock  : \Motor_1:Net_802\/clock_0
Path slack     : 32950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell13       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell13   2580   2580  32161  RISE       1
\Motor_1:Net_802\/main_0                                    macrocell20     2627   5207  32950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_802\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 32957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell10   2580   2580  32945  RISE       1
\Motor_1:PWM_2:PWMUDB:runmode_enable\/main_0                macrocell93     2620   5200  32957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:runmode_enable\/clock_0              macrocell93         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3623\/main_0
Capture Clock  : \Motor_1:Net_3623\/clock_0
Path slack     : 33021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell11       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell11   2580   2580  33021  RISE       1
\Motor_1:Net_3623\/main_0                                   macrocell16     2556   5136  33021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3623\/clock_0                                 macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 33027p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell11       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell11   2580   2580  33021  RISE       1
\Motor_1:PWM_3:PWMUDB:runmode_enable\/main_0                macrocell98     2549   5129  33027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:runmode_enable\/clock_0              macrocell98         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3621\/main_0
Capture Clock  : \Motor_1:Net_3621\/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell5        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  33241  RISE       1
\Motor_1:Net_3621\/main_0                                    macrocell14    2336   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3621\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_13:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:runmode_enable\/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell5        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  33241  RISE       1
\Motor_1:PWM_13:PWMUDB:runmode_enable\/main_0                macrocell55    2336   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_333\/main_0
Capture Clock  : \Motor_1:Net_333\/clock_0
Path slack     : 33248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell9        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell9   2580   2580  31580  RISE       1
\Motor_1:Net_333\/main_0                                    macrocell7     2328   4908  33248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_333\/clock_0                                  macrocell7          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_10:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 33252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell2        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32402  RISE       1
\Motor_1:PWM_10:PWMUDB:runmode_enable\/main_0                macrocell25    2324   4904  33252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:runmode_enable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3620\/main_0
Capture Clock  : \Motor_1:Net_3620\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell7        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell7   2580   2580  33258  RISE       1
\Motor_1:Net_3620\/main_0                                    macrocell13    2319   4899  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3620\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_15:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:runmode_enable\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk    controlcell7        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell7   2580   2580  33258  RISE       1
\Motor_1:PWM_15:PWMUDB:runmode_enable\/main_0                macrocell74    2319   4899  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:runmode_enable\/clock_0             macrocell74         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3622\/main_0
Capture Clock  : \Motor_1:Net_3622\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell14       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell14   2580   2580  33304  RISE       1
\Motor_1:Net_3622\/main_0                                   macrocell15     2273   4853  33304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3622\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell14       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell14   2580   2580  33304  RISE       1
\Motor_1:PWM_6:PWMUDB:runmode_enable\/main_0                macrocell109    2273   4853  33304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:runmode_enable\/clock_0              macrocell109        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:Net_3614\/main_0
Capture Clock  : \Motor_1:Net_3614\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell17       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell17   2580   2580  33307  RISE       1
\Motor_1:Net_3614\/main_0                                   macrocell9      2270   4850  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3614\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Motor_1:PWM_9:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk     controlcell17       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell17   2580   2580  33307  RISE       1
\Motor_1:PWM_9:PWMUDB:runmode_enable\/main_0                macrocell124    2270   4850  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:runmode_enable\/clock_0              macrocell124        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_1:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 33398p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/ar_0              macrocell89    5689   8269  33398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_5:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 33398p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_5:PWMUDB:runmode_enable\/ar_0        macrocell105   5689   8269  33398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:runmode_enable\/clock_0              macrocell105        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:final_kill_reg\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/ar_0       macrocell78    5687   8267  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/clock_0             macrocell78         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_4:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/ar_0              macrocell103   5687   8267  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_8:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_8:PWMUDB:runmode_enable\/ar_0        macrocell118   5687   8267  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_8:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 33400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/ar_0              macrocell119   5687   8267  33400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:runmode_enable\/ar_0       macrocell25    5611   8191  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:runmode_enable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/ar_0        macrocell86    5611   8191  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_1:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_1:PWMUDB:runmode_enable\/ar_0        macrocell88    5611   8191  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:runmode_enable\/clock_0              macrocell88         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_4:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_4:PWMUDB:runmode_enable\/ar_0        macrocell102   5611   8191  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_6:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/ar_0              macrocell110   5611   8191  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:final_kill_reg\/clock_0
Path slack     : 33477p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/ar_0       macrocell40    5610   8190  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/clock_0             macrocell40         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_2:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 33477p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_2:PWMUDB:runmode_enable\/ar_0        macrocell93    5610   8190  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:runmode_enable\/clock_0              macrocell93         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_2:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 33477p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/ar_0              macrocell94    5610   8190  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_2:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 33477p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/ar_0              macrocell95    5610   8190  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:final_kill_reg\/clock_0
Path slack     : 34518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/ar_0       macrocell21    4569   7149  34518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/clock_0             macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/ar_0        macrocell22    4569   7149  34518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:status_0\/ar_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 34518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/ar_0             macrocell27    4569   7149  34518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/ar_0        macrocell30    4569   7149  34518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/ar_0         macrocell23    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0               macrocell23         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:final_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:final_kill_reg\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/ar_0       macrocell29    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_11:PWMUDB:status_1\/ar_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_1\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/ar_0             macrocell37    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/ar_0         macrocell42    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/ar_0        macrocell61    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2
Path End       : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/ar_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4000 vs. Clock_1:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_1:Control_Reg_1:Async:ctrl_reg\/busclk               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_1:Control_Reg_1:Async:ctrl_reg\/control_2  controlcell1   2580   2580  16490  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/ar_0        macrocell79    4566   7146  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83318398p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11425
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344758
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_0  macrocell62     10425  83344758  83318398  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83318398p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11425
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344758
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/main_0  macrocell71     10425  83344758  83318398  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83318403p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11420
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344754
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_0  macrocell75     10420  83344754  83318403  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0                macrocell75         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83318403p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11420
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344754
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_0  macrocell83     10420  83344754  83318403  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0                macrocell83         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83318796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          11027
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344360
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/main_0  macrocell121    10027  83344360  83318796  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83318876p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10947
-------------------------------------   -------- 
End-of-path arrival time (ps)           83344281
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/main_0  macrocell41      9947  83344281  83318876  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83319314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10510
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343843
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/main_0  macrocell80      9510  83343843  83319314  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83319314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10510
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343843
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_0  macrocell56      9510  83343843  83319314  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0                macrocell56         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83319314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10509
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343842
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/main_0  macrocell31      9509  83343842  83319314  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0               macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83319314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10509
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343842
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/main_0  macrocell52      9509  83343842  83319314  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0               macrocell52         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83319336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10487
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343820
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_0  macrocell46      9487  83343820  83319336  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0                macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83319737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                          10087
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343420
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/main_0  macrocell72      9087  83343420  83319737  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0               macrocell72         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83319900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           9923
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343256
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_0  macrocell35      8923  83343256  83319900  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0                macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83319900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           9923
-------------------------------------   -------- 
End-of-path arrival time (ps)           83343256
 
Data path
pin name                                   model name      delay        AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                   clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock            timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc               timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_2  macrocell125     8923  83343256  83319900  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83320161p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           9663
-------------------------------------   -------- 
End-of-path arrival time (ps)           83342996
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_0  macrocell66      8663  83342996  83320161  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0                macrocell66         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83320510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           9313
-------------------------------------   -------- 
End-of-path arrival time (ps)           83342646
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/main_0  macrocell51      8313  83342646  83320510  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83320510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           9313
-------------------------------------   -------- 
End-of-path arrival time (ps)           83342646
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/main_0  macrocell122     8313  83342646  83320510  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0                macrocell122        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83322033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7790
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341124
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/main_0  macrocell23      6790  83341124  83322033  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0               macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0
Path slack     : 83322033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7790
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341124
 
Data path
pin name                                     model name      delay        AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                     clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock              timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                 timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/main_0  macrocell42      6790  83341124  83322033  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83322033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7790
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341124
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/main_0  macrocell61      6790  83341124  83322033  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83322033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7790
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341124
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/main_0  macrocell79      6790  83341124  83322033  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83322037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7787
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341120
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/main_0  macrocell22      6787  83341120  83322037  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 83322037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7787
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341120
 
Data path
pin name                                      model name      delay        AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                      clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock               timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                  timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/main_0  macrocell30      6787  83341120  83322037  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_glb_ff_0
Path End       : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 83322129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_1(fixed-function):F#1 vs. Clock_1:R#2)   166666667
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 166663157

Launch Clock Arrival Time                   83333333
+ Clock path delay                             0
+ Data path delay                           7695
-------------------------------------   -------- 
End-of-path arrival time (ps)           83341028
 
Data path
pin name                                    model name      delay        AT     slack  edge  Fanout
------------------------------------------  --------------  -----  --------  --------  ----  ------
ClockBlock/dclk_glb_ff_0                    clockblockcell      0  83333333      COMP  FALL       1
\Motor_1:Timer_1:TimerHW\/clock             timercell           0  83333333  83318398  FALL       1
\Motor_1:Timer_1:TimerHW\/tc                timercell        1000  83334333  83318398  FALL       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_0  macrocell26      6695  83341028  83322129  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0                macrocell26         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166641528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23569
-------------------------------------   ----- 
End-of-path arrival time (ps)           23569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell15  16677  23569  166641528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell15       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166641681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23415
-------------------------------------   ----- 
End-of-path arrival time (ps)           23415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell12  16523  23415  166641681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell12       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166642555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22542
-------------------------------------   ----- 
End-of-path arrival time (ps)           22542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86    1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90    2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90    3350   6893  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8  15649  22542  166642555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell8        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166645981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9166
-------------------------------------   ---- 
End-of-path arrival time (ps)           9166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:runmode_enable\/q        macrocell34     1250   1250  166645981  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   7916   9166  166645981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166646563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   3850   3850  166646563  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   4734   8584  166646563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166646834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18263
-------------------------------------   ----- 
End-of-path arrival time (ps)           18263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell14  11370  18263  166646834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell14       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166646994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell13   3850   3850  166646994  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell13   4303   8153  166646994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  166647197  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4100   7950  166647197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  166647359  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3938   7788  166647359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  166647507  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   3790   7640  166647507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   3850   3850  166647542  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   3755   7605  166647542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   3850   3850  166647682  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   3615   7465  166647682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   3850   3850  166647689  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   3608   7458  166647689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell12   3850   3850  166647766  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell12   3530   7380  166647766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  166647786  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3511   7361  166647786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  166647825  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3472   7322  166647825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   3850   3850  166647831  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   3466   7316  166647831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166647895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell16   3850   3850  166647895  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell16   3402   7252  166647895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166648006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  166648006  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   3291   7141  166648006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166648299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16798
-------------------------------------   ----- 
End-of-path arrival time (ps)           16798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell10   9906  16798  166648299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell10       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166648982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   3850   3850  166648982  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2315   6165  166648982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166648986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   3850   3850  166648986  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2310   6160  166648986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166649411p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15686
-------------------------------------   ----- 
End-of-path arrival time (ps)           15686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86    1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90    2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90    3350   6893  166641528  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell9   8793  15686  166649411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell9        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166649502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15595
-------------------------------------   ----- 
End-of-path arrival time (ps)           15595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell13   8702  15595  166649502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell13       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 166649755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           13402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  166649755  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare1\/main_1    macrocell32     7722  13402  166649755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare1\/clock_0               macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 166649755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           13402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  166649755  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/main_1        macrocell36     7722  13402  166649755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166649972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15125
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:final_kill_reg\/q                 macrocell86     1250   1250  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/main_0                  macrocell90     2293   3543  166641528  RISE       1
\Motor_1:PWM_1:PWMUDB:status_5\/q                       macrocell90     3350   6893  166641528  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell11   8233  15125  166649972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166650226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:runmode_enable\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:runmode_enable\/q        macrocell88     1250   1250  166650226  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   3671   4921  166650226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166650773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14323
-------------------------------------   ----- 
End-of-path arrival time (ps)           14323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/q                 macrocell40    1250   1250  166650773  RISE       1
\Motor_1:PWM_12:PWMUDB:status_5\/main_0                  macrocell49    2908   4158  166650773  RISE       1
\Motor_1:PWM_12:PWMUDB:status_5\/q                       macrocell49    3350   7508  166650773  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell3   6816  14323  166650773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166650947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell5   3850   3850  166647786  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_1    macrocell66     8360  12210  166650947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0                macrocell66         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166650967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:runmode_enable\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:runmode_enable\/q        macrocell25     1250   1250  166650967  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2930   4180  166650967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166650967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:runmode_enable\/clock_0              macrocell105        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:runmode_enable\/q        macrocell105     1250   1250  166650967  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell12   2930   4180  166650967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166650982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:runmode_enable\/clock_0             macrocell45         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:runmode_enable\/q        macrocell45     1250   1250  166650982  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2915   4165  166650982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 166651049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12107
-------------------------------------   ----- 
End-of-path arrival time (ps)           12107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell2   3850   3850  166647507  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/main_0  macrocell34     8257  12107  166651049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:trig_disable\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0
Path slack     : 166651049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12107
-------------------------------------   ----- 
End-of-path arrival time (ps)           12107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell2   3850   3850  166647507  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/main_0   macrocell39     8257  12107  166651049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166651080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell2   3850   3850  166647507  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_1    macrocell35     8227  12077  166651080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0                macrocell35         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166651343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/q                 macrocell29    1250   1250  166651343  RISE       1
\Motor_1:PWM_11:PWMUDB:status_5\/main_0                  macrocell38    6216   7466  166651343  RISE       1
\Motor_1:PWM_11:PWMUDB:status_5\/q                       macrocell38    3350  10816  166651343  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   2937  13754  166651343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3616\/main_2
Capture Clock  : \Motor_1:Net_3616\/clock_0
Path slack     : 166651345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  166649755  RISE       1
\Motor_1:Net_3616\/main_2                      macrocell10     6131  11811  166651345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3616\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:runmode_enable\/q        macrocell118     1250   1250  166651572  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   2324   3574  166651572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:runmode_enable\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:runmode_enable\/q        macrocell74     1250   1250  166651588  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2309   3559  166651588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:runmode_enable\/clock_0              macrocell114        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:runmode_enable\/q        macrocell114     1250   1250  166651588  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   2308   3558  166651588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:runmode_enable\/q        macrocell102     1250   1250  166651591  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   2305   3555  166651591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:runmode_enable\/clock_0             macrocell65         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:runmode_enable\/q        macrocell65     1250   1250  166651595  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2302   3552  166651595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:runmode_enable\/clock_0             macrocell82         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  166651598  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   2298   3548  166651598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:runmode_enable\/clock_0              macrocell93         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:runmode_enable\/q        macrocell93     1250   1250  166651601  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   2295   3545  166651601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:runmode_enable\/q        macrocell55     1250   1250  166651603  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2294   3544  166651603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166651638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13459
-------------------------------------   ----- 
End-of-path arrival time (ps)           13459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/q                 macrocell60    1250   1250  166651638  RISE       1
\Motor_1:PWM_14:PWMUDB:status_5\/main_0                  macrocell69    2932   4182  166651638  RISE       1
\Motor_1:PWM_14:PWMUDB:status_5\/q                       macrocell69    3350   7532  166651638  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell5   5927  13459  166651638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:runmode_enable\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:runmode_enable\/q        macrocell109     1250   1250  166651644  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell13   2253   3503  166651644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:runmode_enable\/clock_0              macrocell98         0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:runmode_enable\/q        macrocell98      1250   1250  166651648  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   2249   3499  166651648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 166651654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                      -11520
--------------------------------------------   --------- 
End-of-path required time (ps)                 166655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:runmode_enable\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:runmode_enable\/q        macrocell124     1250   1250  166651654  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell16   2243   3493  166651654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3616\/main_4
Capture Clock  : \Motor_1:Net_3616\/clock_0
Path slack     : 166651834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11323
-------------------------------------   ----- 
End-of-path arrival time (ps)           11323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell2   5030   5030  166651834  RISE       1
\Motor_1:Net_3616\/main_4                      macrocell10     6293  11323  166651834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3616\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_11:PWMUDB:prevCompare2\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:prevCompare2\/clock_0
Path slack     : 166651834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11323
-------------------------------------   ----- 
End-of-path arrival time (ps)           11323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell2   5030   5030  166651834  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare2\/main_2    macrocell33     6293  11323  166651834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare2\/clock_0               macrocell33         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_11:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_1\/clock_0
Path slack     : 166651834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11323
-------------------------------------   ----- 
End-of-path arrival time (ps)           11323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell2   5030   5030  166651834  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/main_2        macrocell37     6293  11323  166651834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166652369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12728
-------------------------------------   ----- 
End-of-path arrival time (ps)           12728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/clock_0              macrocell120        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/q                 macrocell120    1250   1250  166652369  RISE       1
\Motor_1:PWM_9:PWMUDB:status_5\/main_0                  macrocell127    2245   3495  166652369  RISE       1
\Motor_1:PWM_9:PWMUDB:status_5\/q                       macrocell127    3350   6845  166652369  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell16   5883  12728  166652369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell16       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 166652461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10696
-------------------------------------   ----- 
End-of-path arrival time (ps)           10696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   5680   5680  166652461  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare1\/main_0    macrocell91     5016  10696  166652461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare1\/clock_0                macrocell91         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166652762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell16   3850   3850  166647895  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_0    macrocell125     6545  10395  166652762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166653046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/q                 macrocell21    1250   1250  166653046  RISE       1
\Motor_1:PWM_10:PWMUDB:status_5\/main_0                  macrocell28    2918   4168  166653046  RISE       1
\Motor_1:PWM_10:PWMUDB:status_5\/q                       macrocell28    3350   7518  166653046  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell1   4532  12050  166653046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166653608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q        macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/main_0  macrocell40   8299   9549  166653608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:final_kill_reg\/clock_0             macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 166653656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   5680   5680  166653656  RISE       1
\Motor_1:PWM_4:PWMUDB:prevCompare1\/main_0    macrocell101     3821   9501  166653656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:prevCompare1\/clock_0                macrocell101        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 166653656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   5680   5680  166653656  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/main_0        macrocell103     3821   9501  166653656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_330\/main_1
Capture Clock  : \Motor_1:Net_330\/clock_0
Path slack     : 166653672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9485
-------------------------------------   ---- 
End-of-path arrival time (ps)           9485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   5680   5680  166653656  RISE       1
\Motor_1:Net_330\/main_1                      macrocell5       3805   9485  166653672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_330\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166653938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9218
-------------------------------------   ---- 
End-of-path arrival time (ps)           9218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell4   3850   3850  166648006  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_1    macrocell56     5368   9218  166653938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0                macrocell56         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 166653981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   5680   5680  166653981  RISE       1
\Motor_1:PWM_8:PWMUDB:prevCompare1\/main_0    macrocell117     3496   9176  166653981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:prevCompare1\/clock_0                macrocell117        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166653988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell2   3850   3850  166647507  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    7259  11109  166653988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166654005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11092
-------------------------------------   ----- 
End-of-path arrival time (ps)           11092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/clock_0             macrocell70         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/q                 macrocell70    1250   1250  166654005  RISE       1
\Motor_1:PWM_15:PWMUDB:status_5\/main_0                  macrocell77    2291   3541  166654005  RISE       1
\Motor_1:PWM_15:PWMUDB:status_5\/q                       macrocell77    3350   6891  166654005  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell6   4201  11092  166654005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell6        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166654005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell1   3850   3850  166647197  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_1    macrocell26     5301   9151  166654005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0                macrocell26         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_12:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 166654108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  166654108  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/main_1        macrocell47     3368   9048  166654108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   5680   5680  166654200  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare1\/main_0    macrocell107     3277   8957  166654200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare1\/clock_0                macrocell107        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 166654200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   5680   5680  166654200  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/main_0        macrocell110     3277   8957  166654200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166654203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8953
-------------------------------------   ---- 
End-of-path arrival time (ps)           8953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell3   3850   3850  166647825  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_1    macrocell46     5103   8953  166654203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0                macrocell46         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   5680   5680  166654244  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare1\/main_0    macrocell112     3233   8913  166654244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare1\/clock_0                macrocell112        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 166654244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   5680   5680  166654244  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/main_0        macrocell115     3233   8913  166654244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166654393p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell1   3850   3850  166647197  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell1    6853  10703  166654393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166654396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell6   3850   3850  166647359  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_1    macrocell75     4911   8761  166654396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0                macrocell75         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3623\/main_1
Capture Clock  : \Motor_1:Net_3623\/clock_0
Path slack     : 166654488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   5680   5680  166654488  RISE       1
\Motor_1:Net_3623\/main_1                     macrocell16      2989   8669  166654488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3623\/clock_0                                 macrocell16         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   5680   5680  166654488  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare1\/main_0    macrocell96      2985   8665  166654492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare1\/clock_0                macrocell96         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166654518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/clock_0             macrocell78         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/q                 macrocell78    1250   1250  166654518  RISE       1
\Motor_1:PWM_16:PWMUDB:status_5\/main_0                  macrocell85    3677   4927  166654518  RISE       1
\Motor_1:PWM_16:PWMUDB:status_5\/q                       macrocell85    3350   8277  166654518  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell7   2302  10578  166654518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3619\/main_2
Capture Clock  : \Motor_1:Net_3619\/clock_0
Path slack     : 166654589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   5680   5680  166654589  RISE       1
\Motor_1:Net_3619\/main_2                      macrocell12     2888   8568  166654589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3619\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   5680   5680  166654589  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/main_1    macrocell81     2888   8568  166654589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0               macrocell81         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:status_0\/clock_0
Path slack     : 166654589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   5680   5680  166654589  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/main_1        macrocell84     2888   8568  166654589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 166654629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   5680   5680  166654488  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/main_0        macrocell99      2848   8528  166654629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3604\/main_2
Capture Clock  : \Motor_1:Net_3604\/clock_0
Path slack     : 166654686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  166654686  RISE       1
\Motor_1:Net_3604\/main_2                      macrocell8      2791   8471  166654686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3604\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_10:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  166654686  RISE       1
\Motor_1:PWM_10:PWMUDB:prevCompare1\/main_1    macrocell24     2791   8471  166654686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:prevCompare1\/clock_0               macrocell24         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_10:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 166654707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  166654686  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/main_1        macrocell27     2770   8450  166654707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3625\/main_1
Capture Clock  : \Motor_1:Net_3625\/clock_0
Path slack     : 166654765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q  macrocell61   1250   1250  166654765  RISE       1
\Motor_1:Net_3625\/main_1                macrocell17   7141   8391  166654765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3625\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:prevCompare2\/clock_0
Path slack     : 166654765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q      macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare2\/main_0  macrocell64   7141   8391  166654765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare2\/clock_0               macrocell64         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_1\/clock_0
Path slack     : 166654765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q  macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/main_0  macrocell68   7141   8391  166654765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166654787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q        macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/main_0  macrocell60   7120   8370  166654787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:final_kill_reg\/clock_0             macrocell60         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q      macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare1\/main_0  macrocell63   7120   8370  166654787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare1\/clock_0               macrocell63         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_0\/clock_0
Path slack     : 166654787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q  macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/main_0  macrocell67   7120   8370  166654787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166654822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell6   3850   3850  166647359  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    6425  10275  166654822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell6        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3617\/main_2
Capture Clock  : \Motor_1:Net_3617\/clock_0
Path slack     : 166654845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  166654108  RISE       1
\Motor_1:Net_3617\/main_2                      macrocell11     2632   8312  166654845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3617\/clock_0                                 macrocell11         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_12:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  166654108  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare1\/main_1    macrocell43     2632   8312  166654845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare1\/clock_0               macrocell43         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_332\/main_1
Capture Clock  : \Motor_1:Net_332\/clock_0
Path slack     : 166654846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   5680   5680  166652461  RISE       1
\Motor_1:Net_332\/main_1                      macrocell6      2630   8310  166654846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_332\/clock_0                                  macrocell6          0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3625\/main_2
Capture Clock  : \Motor_1:Net_3625\/clock_0
Path slack     : 166654846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  166654846  RISE       1
\Motor_1:Net_3625\/main_2                      macrocell17     2630   8310  166654846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3625\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_796\/main_1
Capture Clock  : \Motor_1:Net_796\/clock_0
Path slack     : 166654853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   5680   5680  166653981  RISE       1
\Motor_1:Net_796\/main_1                      macrocell18      2624   8304  166654853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_796\/clock_0                                  macrocell18         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_14:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  166654846  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare1\/main_1    macrocell63     2617   8297  166654860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare1\/clock_0               macrocell63         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_14:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_0\/clock_0
Path slack     : 166654860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  166654846  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/main_1        macrocell67     2617   8297  166654860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 166654860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   5680   5680  166652461  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/main_0        macrocell94     2617   8297  166654860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 166654862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   5680   5680  166653981  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/main_0        macrocell119     2615   8295  166654862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3617\/main_1
Capture Clock  : \Motor_1:Net_3617\/clock_0
Path slack     : 166654880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q  macrocell41   1250   1250  166653608  RISE       1
\Motor_1:Net_3617\/main_1                macrocell11   7026   8276  166654880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3617\/clock_0                                 macrocell11         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:prevCompare1\/clock_0
Path slack     : 166654880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q      macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare1\/main_0  macrocell43   7026   8276  166654880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare1\/clock_0               macrocell43         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:prevCompare2\/clock_0
Path slack     : 166654880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q      macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare2\/main_0  macrocell44   7026   8276  166654880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare2\/clock_0               macrocell44         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 166654880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q  macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/main_0  macrocell48   7026   8276  166654880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166654909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell15   3850   3850  166646563  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell15    6337  10187  166654909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell15       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_13:PWMUDB:prevCompare2\/main_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:prevCompare2\/clock_0
Path slack     : 166654939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   5030   5030  166654939  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare2\/main_2    macrocell54     3188   8218  166654939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare2\/clock_0               macrocell54         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_13:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_1\/clock_0
Path slack     : 166654939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   5030   5030  166654939  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/main_2        macrocell58     3188   8218  166654939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3622\/main_1
Capture Clock  : \Motor_1:Net_3622\/clock_0
Path slack     : 166654947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8210
-------------------------------------   ---- 
End-of-path arrival time (ps)           8210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   5680   5680  166654200  RISE       1
\Motor_1:Net_3622\/main_1                     macrocell15      2530   8210  166654947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3622\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3621\/main_2
Capture Clock  : \Motor_1:Net_3621\/clock_0
Path slack     : 166655152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  166655152  RISE       1
\Motor_1:Net_3621\/main_2                      macrocell14     2325   8005  166655152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3621\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_13:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  166655152  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare1\/main_1    macrocell53     2325   8005  166655152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare1\/clock_0               macrocell53         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_13:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_0\/clock_0
Path slack     : 166655152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  166655152  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/main_1        macrocell57     2325   8005  166655152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166655155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell7   3850   3850  166648982  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_1    macrocell83     4151   8001  166655155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0                macrocell83         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_798\/main_1
Capture Clock  : \Motor_1:Net_798\/clock_0
Path slack     : 166655162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   5680   5680  166654244  RISE       1
\Motor_1:Net_798\/main_1                      macrocell19      2315   7995  166655162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_798\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3620\/main_2
Capture Clock  : \Motor_1:Net_3620\/clock_0
Path slack     : 166655163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  166655163  RISE       1
\Motor_1:Net_3620\/main_2                      macrocell13     2314   7994  166655163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3620\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_15:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  166655163  RISE       1
\Motor_1:PWM_15:PWMUDB:prevCompare1\/main_1    macrocell73     2314   7994  166655163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:prevCompare1\/clock_0               macrocell73         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_15:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:status_0\/clock_0
Path slack     : 166655163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  166655163  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/main_1        macrocell76     2314   7994  166655163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_802\/main_1
Capture Clock  : \Motor_1:Net_802\/clock_0
Path slack     : 166655168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell12   5680   5680  166655168  RISE       1
\Motor_1:Net_802\/main_1                      macrocell20      2308   7988  166655168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_802\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell12   5680   5680  166655168  RISE       1
\Motor_1:PWM_5:PWMUDB:prevCompare1\/main_0    macrocell104     2308   7988  166655168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:prevCompare1\/clock_0                macrocell104        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 166655168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell12   5680   5680  166655168  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/main_0        macrocell106     2308   7988  166655168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_333\/main_1
Capture Clock  : \Motor_1:Net_333\/clock_0
Path slack     : 166655180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   5680   5680  166655180  RISE       1
\Motor_1:Net_333\/main_1                      macrocell7      2297   7977  166655180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_333\/clock_0                                  macrocell7          0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   5680   5680  166655180  RISE       1
\Motor_1:PWM_1:PWMUDB:prevCompare1\/main_0    macrocell87     2297   7977  166655180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:prevCompare1\/clock_0                macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 166655180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   5680   5680  166655180  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/main_0        macrocell89     2297   7977  166655180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:Net_3619\/main_3
Capture Clock  : \Motor_1:Net_3619\/clock_0
Path slack     : 166655209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   5060   5060  166655209  RISE       1
\Motor_1:Net_3619\/main_3                      macrocell12     2888   7948  166655209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3619\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:prevCompare1\/main_2
Capture Clock  : \Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   5060   5060  166655209  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/main_2    macrocell81     2888   7948  166655209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0               macrocell81         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_16:PWMUDB:status_0\/clock_0
Path slack     : 166655209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   5060   5060  166655209  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/main_2        macrocell84     2888   7948  166655209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:Net_3614\/main_2
Capture Clock  : \Motor_1:Net_3614\/clock_0
Path slack     : 166655217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   5680   5680  166655217  RISE       1
\Motor_1:Net_3614\/main_2                     macrocell9       2259   7939  166655217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3614\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   5680   5680  166655217  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/main_1    macrocell123     2259   7939  166655217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0                macrocell123        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 166655217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   5680   5680  166655217  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/main_1        macrocell126     2259   7939  166655217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166655242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell8   3850   3850  166647542  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8    6005   9855  166655242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell8        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:final_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166655346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/q                 macrocell50    1250   1250  166655346  RISE       1
\Motor_1:PWM_13:PWMUDB:status_5\/main_0                  macrocell59    2847   4097  166655346  RISE       1
\Motor_1:PWM_13:PWMUDB:status_5\/q                       macrocell59    3350   7447  166655346  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell4   2304   9751  166655346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell4        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166655553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell13   3850   3850  166646994  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell13    5694   9544  166655553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell13       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_6:PWMUDB:prevCompare2\/main_1
Capture Clock  : \Motor_1:PWM_6:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell13   5030   5030  166655588  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare2\/main_1    macrocell108     2539   7569  166655588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare2\/clock_0                macrocell108        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_6:PWMUDB:status_1\/main_1
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_1\/clock_0
Path slack     : 166655588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell13   5030   5030  166655588  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/main_1        macrocell111     2539   7569  166655588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3622\/main_3
Capture Clock  : \Motor_1:Net_3622\/clock_0
Path slack     : 166655599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell13   5030   5030  166655588  RISE       1
\Motor_1:Net_3622\/main_3                     macrocell15      2527   7557  166655599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3622\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166655733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q       macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/main_1  macrocell41   6173   7423  166655733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:Net_802\/main_2
Capture Clock  : \Motor_1:Net_802\/clock_0
Path slack     : 166655784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell12   5060   5060  166655784  RISE       1
\Motor_1:Net_802\/main_2                      macrocell20      2313   7373  166655784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_802\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell12   5060   5060  166655784  RISE       1
\Motor_1:PWM_5:PWMUDB:prevCompare1\/main_1    macrocell104     2313   7373  166655784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:prevCompare1\/clock_0                macrocell104        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 166655784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell12   5060   5060  166655784  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/main_1        macrocell106     2313   7373  166655784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:Net_333\/main_2
Capture Clock  : \Motor_1:Net_333\/clock_0
Path slack     : 166655807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   5060   5060  166655807  RISE       1
\Motor_1:Net_333\/main_2                      macrocell7      2290   7350  166655807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_333\/clock_0                                  macrocell7          0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Motor_1:PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   5060   5060  166655807  RISE       1
\Motor_1:PWM_1:PWMUDB:prevCompare1\/main_1    macrocell87     2290   7350  166655807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:prevCompare1\/clock_0                macrocell87         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 166655807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   5060   5060  166655807  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/main_1        macrocell89     2290   7350  166655807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3617\/main_4
Capture Clock  : \Motor_1:Net_3617\/clock_0
Path slack     : 166655813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell3   5030   5030  166655813  RISE       1
\Motor_1:Net_3617\/main_4                      macrocell11     2314   7344  166655813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3617\/clock_0                                 macrocell11         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_12:PWMUDB:prevCompare2\/main_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell3   5030   5030  166655813  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare2\/main_2    macrocell44     2314   7344  166655813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare2\/clock_0               macrocell44         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_12:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 166655813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell3   5030   5030  166655813  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/main_2        macrocell48     2314   7344  166655813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_798\/main_3
Capture Clock  : \Motor_1:Net_798\/clock_0
Path slack     : 166655816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell14   5030   5030  166655816  RISE       1
\Motor_1:Net_798\/main_3                      macrocell19      2311   7341  166655816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_798\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_7:PWMUDB:prevCompare2\/main_1
Capture Clock  : \Motor_1:PWM_7:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell14   5030   5030  166655816  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare2\/main_1    macrocell113     2311   7341  166655816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare2\/clock_0                macrocell113        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_7:PWMUDB:status_1\/main_1
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_1\/clock_0
Path slack     : 166655816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell14   5030   5030  166655816  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/main_1        macrocell116     2311   7341  166655816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3625\/main_4
Capture Clock  : \Motor_1:Net_3625\/clock_0
Path slack     : 166655821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   5030   5030  166655821  RISE       1
\Motor_1:Net_3625\/main_4                      macrocell17     2306   7336  166655821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3625\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_14:PWMUDB:prevCompare2\/main_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   5030   5030  166655821  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare2\/main_2    macrocell64     2306   7336  166655821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare2\/clock_0               macrocell64         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_14:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_1\/clock_0
Path slack     : 166655821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   5030   5030  166655821  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/main_2        macrocell68     2306   7336  166655821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_332\/main_3
Capture Clock  : \Motor_1:Net_332\/clock_0
Path slack     : 166655823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell9   5030   5030  166655823  RISE       1
\Motor_1:Net_332\/main_3                      macrocell6      2304   7334  166655823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_332\/clock_0                                  macrocell6          0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_2:PWMUDB:prevCompare2\/main_1
Capture Clock  : \Motor_1:PWM_2:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell9   5030   5030  166655823  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare2\/main_1    macrocell92     2304   7334  166655823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare2\/clock_0                macrocell92         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_2:PWMUDB:status_1\/main_1
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 166655823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell9   5030   5030  166655823  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/main_1        macrocell95     2304   7334  166655823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3621\/main_4
Capture Clock  : \Motor_1:Net_3621\/clock_0
Path slack     : 166655831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   5030   5030  166654939  RISE       1
\Motor_1:Net_3621\/main_4                      macrocell14     2295   7325  166655831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3621\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:Net_3614\/main_3
Capture Clock  : \Motor_1:Net_3614\/clock_0
Path slack     : 166655846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell16   5060   5060  166655846  RISE       1
\Motor_1:Net_3614\/main_3                     macrocell9       2250   7310  166655846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3614\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:prevCompare1\/main_2
Capture Clock  : \Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 166655846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell16   5060   5060  166655846  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/main_2    macrocell123     2250   7310  166655846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0                macrocell123        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 166655846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell16   5060   5060  166655846  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/main_2        macrocell126     2250   7310  166655846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:Net_3623\/main_3
Capture Clock  : \Motor_1:Net_3623\/clock_0
Path slack     : 166655870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell10   5030   5030  166655870  RISE       1
\Motor_1:Net_3623\/main_3                     macrocell16      2257   7287  166655870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3623\/clock_0                                 macrocell16         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_3:PWMUDB:prevCompare2\/main_1
Capture Clock  : \Motor_1:PWM_3:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell10   5030   5030  166655870  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare2\/main_1    macrocell97      2257   7287  166655870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare2\/clock_0                macrocell97         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Motor_1:PWM_3:PWMUDB:status_1\/main_1
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_1\/clock_0
Path slack     : 166655870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell10   5030   5030  166655870  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/main_1        macrocell100     2257   7287  166655870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:prevCompare2\/clock_0
Path slack     : 166655933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q      macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare2\/main_0  macrocell54   5973   7223  166655933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare2\/clock_0               macrocell54         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_1\/clock_0
Path slack     : 166655933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q  macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/main_0  macrocell58   5973   7223  166655933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166656461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q        macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/main_0  macrocell50   5445   6695  166656461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:final_kill_reg\/clock_0             macrocell50         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell4   3850   3850  166648006  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    4737   8587  166656510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell4        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell7   3850   3850  166648982  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell7    4712   8562  166656535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell12   3850   3850  166647766  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell12    4502   8352  166656745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell12       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell5   3850   3850  166647786  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell5    4501   8351  166656745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell3   3850   3850  166647825  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell3    4486   8336  166656761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3619\/main_1
Capture Clock  : \Motor_1:Net_3619\/clock_0
Path slack     : 166656880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q  macrocell79   1250   1250  166656880  RISE       1
\Motor_1:Net_3619\/main_1                macrocell12   5027   6277  166656880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3619\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0
Path slack     : 166656880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q      macrocell79   1250   1250  166656880  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/main_0  macrocell81   5027   6277  166656880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0               macrocell81         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:status_0\/clock_0
Path slack     : 166656880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q  macrocell79   1250   1250  166656880  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/main_0  macrocell84   5027   6277  166656880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:status_1\/q                       macrocell37    1250   1250  166656897  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell2   6949   8199  166656897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:status_0\/q                       macrocell36    1250   1250  166656914  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   6933   8183  166656914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166656917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell16   3850   3850  166647895  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell16    4329   8179  166656917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell16       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166657067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell14   3850   3850  166647682  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell14    4179   8029  166657067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell14       0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166657071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell9   3850   3850  166647689  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell9    4176   8026  166657071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell9        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3621\/main_1
Capture Clock  : \Motor_1:Net_3621\/clock_0
Path slack     : 166657237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q  macrocell51   1250   1250  166655933  RISE       1
\Motor_1:Net_3621\/main_1                macrocell14   4670   5920  166657237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3621\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:prevCompare1\/clock_0
Path slack     : 166657237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q      macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare1\/main_0  macrocell53   4670   5920  166657237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare1\/clock_0               macrocell53         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_0\/clock_0
Path slack     : 166657237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q  macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/main_0  macrocell57   4670   5920  166657237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166657240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell10   3850   3850  166647831  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell10    4006   7856  166657240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell10       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 166657364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\/q  macrocell41   1250   1250  166653608  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/main_0  macrocell47   4542   5792  166657364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 166657489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:prevCompare1\/q   macrocell91   1250   1250  166657489  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/main_1  macrocell94   4418   5668  166657489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 166657623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q      macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare1\/main_0  macrocell32   4283   5533  166657623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare1\/clock_0               macrocell32         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 166657623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q  macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/main_0  macrocell36   4283   5533  166657623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166657653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:status_0\/q                       macrocell47    1250   1250  166657653  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell3   6194   7444  166657653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166657728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q        macrocell22   1250   1250  166657728  RISE       1
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/main_0  macrocell21   4178   5428  166657728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:final_kill_reg\/clock_0             macrocell21         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166657728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q       macrocell22   1250   1250  166657728  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/main_1  macrocell22   4178   5428  166657728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 166657728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q  macrocell22   1250   1250  166657728  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/main_0  macrocell27   4178   5428  166657728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166658097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/q       macrocell61   1250   1250  166654765  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/main_1  macrocell61   3810   5060  166658097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\/clock_0              macrocell61         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166658204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:status_0\/q                       macrocell57    1250   1250  166658204  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4   5643   6893  166658204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell4        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166658213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:status_0\/q                       macrocell106    1250   1250  166658213  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell12   5634   6884  166658213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell12       0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166658264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:status_0\/q                       macrocell76    1250   1250  166658264  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6   5583   6833  166658264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell6        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3604\/main_1
Capture Clock  : \Motor_1:Net_3604\/clock_0
Path slack     : 166658288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q  macrocell22   1250   1250  166657728  RISE       1
\Motor_1:Net_3604\/main_1                macrocell8    3619   4869  166658288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3604\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 166658288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\/q      macrocell22   1250   1250  166657728  RISE       1
\Motor_1:PWM_10:PWMUDB:prevCompare1\/main_0  macrocell24   3619   4869  166658288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:prevCompare1\/clock_0               macrocell24         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166658534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q        macrocell79   1250   1250  166656880  RISE       1
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/main_0  macrocell78   3373   4623  166658534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:final_kill_reg\/clock_0             macrocell78         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_11:PWMUDB:runmode_enable\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 166658593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:runmode_enable\/q       macrocell34   1250   1250  166645981  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/main_2  macrocell34   3314   4564  166658593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:runmode_enable\/q
Path End       : \Motor_1:PWM_11:PWMUDB:trig_disable\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0
Path slack     : 166658593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:runmode_enable\/q     macrocell34   1250   1250  166645981  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/main_2  macrocell39   3314   4564  166658593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166658941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell11   3850   3850  166648986  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell11    2306   6156  166658941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166658993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q       macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/main_1  macrocell30   2913   4163  166658993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3616\/main_1
Capture Clock  : \Motor_1:Net_3616\/clock_0
Path slack     : 166658993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q  macrocell30   1250   1250  166657623  RISE       1
\Motor_1:Net_3616\/main_1                macrocell10   2913   4163  166658993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3616\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166658993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q        macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/main_0  macrocell29   2913   4163  166658993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:final_kill_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:prevCompare2\/clock_0
Path slack     : 166658993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q      macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare2\/main_0  macrocell33   2913   4163  166658993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare2\/clock_0               macrocell33         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_1\/clock_0
Path slack     : 166658993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\/q  macrocell30   1250   1250  166657623  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/main_0  macrocell37   2913   4163  166658993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 166659000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:prevCompare1\/clock_0                macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:prevCompare1\/q   macrocell117   1250   1250  166659000  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/main_1  macrocell119   2906   4156  166659000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_12:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 166659029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare1\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  166659029  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/main_2  macrocell47   2878   4128  166659029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_0\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166659287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/q       macrocell79   1250   1250  166656880  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/main_1  macrocell79   2620   3870  166659287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166659317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q        macrocell71   1250   1250  166659317  RISE       1
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/main_0  macrocell70   2590   3840  166659317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:final_kill_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166659317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q       macrocell71   1250   1250  166659317  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/main_1  macrocell71   2590   3840  166659317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3620\/main_1
Capture Clock  : \Motor_1:Net_3620\/clock_0
Path slack     : 166659319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q  macrocell71   1250   1250  166659317  RISE       1
\Motor_1:Net_3620\/main_1                macrocell13   2588   3838  166659319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3620\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:prevCompare1\/clock_0
Path slack     : 166659319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q      macrocell71   1250   1250  166659317  RISE       1
\Motor_1:PWM_15:PWMUDB:prevCompare1\/main_0  macrocell73   2588   3838  166659319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:prevCompare1\/clock_0               macrocell73         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_15:PWMUDB:status_0\/clock_0
Path slack     : 166659319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\/q  macrocell71   1250   1250  166659317  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/main_0  macrocell76   2588   3838  166659319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:Net_3614\/main_1
Capture Clock  : \Motor_1:Net_3614\/clock_0
Path slack     : 166659347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q  macrocell121   1250   1250  166659347  RISE       1
\Motor_1:Net_3614\/main_1               macrocell9     2560   3810  166659347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:Net_3614\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 166659347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q      macrocell121   1250   1250  166659347  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/main_0  macrocell123   2560   3810  166659347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0                macrocell123        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 166659347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q  macrocell121   1250   1250  166659347  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/main_0  macrocell126   2560   3810  166659347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:final_kill_reg\/main_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:final_kill_reg\/clock_0
Path slack     : 166659350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1

Data path
pin name                                      model name    delay     AT      slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q        macrocell121   1250   1250  166659347  RISE       1
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/main_0  macrocell120   2557   3807  166659350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:final_kill_reg\/clock_0              macrocell120        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166659350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT      slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/q       macrocell121   1250   1250  166659347  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/main_1  macrocell121   2557   3807  166659350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\/clock_0               macrocell121        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/q       macrocell46   1250   1250  166659589  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/main_2  macrocell46   2318   3568  166659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\/clock_0                macrocell46         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/q       macrocell52   1250   1250  166659589  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/main_1  macrocell52   2318   3568  166659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:min_kill_reg\/clock_0               macrocell52         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/q       macrocell62   1250   1250  166659593  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/main_1  macrocell62   2314   3564  166659593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:min_kill_reg\/clock_0               macrocell62         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_7:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_1\/clock_0
Path slack     : 166659595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare2\/clock_0                macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:prevCompare2\/q   macrocell113   1250   1250  166659595  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/main_2  macrocell116   2312   3562  166659595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0                macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/q       macrocell122   1250   1250  166659595  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/main_1  macrocell122   2312   3562  166659595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:min_kill_reg\/clock_0                macrocell122        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/q       macrocell23   1250   1250  166659597  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/main_1  macrocell23   2310   3560  166659597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:min_kill_reg\/clock_0               macrocell23         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 166659598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:prevCompare1\/clock_0                macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:prevCompare1\/q   macrocell101   1250   1250  166659598  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/main_1  macrocell103   2309   3559  166659598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/q       macrocell83   1250   1250  166659600  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/main_2  macrocell83   2306   3556  166659600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\/clock_0                macrocell83         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/q       macrocell56   1250   1250  166659603  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/main_2  macrocell56   2304   3554  166659603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\/clock_0                macrocell56         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/q       macrocell75   1250   1250  166659603  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/main_2  macrocell75   2304   3554  166659603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\/clock_0                macrocell75         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 166659603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare1\/clock_0                macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:prevCompare1\/q   macrocell107   1250   1250  166659603  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/main_1  macrocell110   2304   3554  166659603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_14:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_0\/clock_0
Path slack     : 166659604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare1\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:prevCompare1\/q   macrocell63   1250   1250  166659604  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/main_2  macrocell67   2303   3553  166659604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT      slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/q       macrocell125   1250   1250  166659605  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/main_1  macrocell125   2302   3552  166659605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/q       macrocell66   1250   1250  166659605  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/main_2  macrocell66   2302   3552  166659605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\/clock_0                macrocell66         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/q       macrocell42   1250   1250  166659605  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/main_1  macrocell42   2302   3552  166659605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:min_kill_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/q       macrocell35   1250   1250  166659606  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/main_2  macrocell35   2301   3551  166659606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\/clock_0                macrocell35         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q
Path End       : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 166659607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/q       macrocell51   1250   1250  166655933  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/main_1  macrocell51   2299   3549  166659607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\/clock_0              macrocell51         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_15:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_15:PWMUDB:status_0\/clock_0
Path slack     : 166659609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:prevCompare1\/clock_0               macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:prevCompare1\/q   macrocell73   1250   1250  166659609  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/main_2  macrocell76   2298   3548  166659609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:status_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/q
Path End       : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 166659611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/q       macrocell26   1250   1250  166659611  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/main_2  macrocell26   2295   3545  166659611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\/clock_0                macrocell26         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_11:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 166659611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  166659611  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/main_2  macrocell36   2295   3545  166659611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 166659612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:prevCompare1\/clock_0                macrocell112        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  166659612  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/main_1  macrocell115   2295   3545  166659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_13:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_0\/clock_0
Path slack     : 166659612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare1\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:prevCompare1\/q   macrocell53   1250   1250  166659612  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/main_2  macrocell57   2295   3545  166659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_0\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_5:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_5:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 166659613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:prevCompare1\/clock_0                macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_5:PWMUDB:prevCompare1\/q   macrocell104   1250   1250  166659613  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/main_2  macrocell106   2294   3544  166659613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_5:PWMUDB:status_0\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_10:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 166659614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:prevCompare1\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:prevCompare1\/q   macrocell24   1250   1250  166659614  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/main_2  macrocell27   2292   3542  166659614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_12:PWMUDB:status_1\/main_3
Capture Clock  : \Motor_1:PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 166659614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:prevCompare2\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:prevCompare2\/q   macrocell44   1250   1250  166659614  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/main_3  macrocell48   2292   3542  166659614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/q       macrocell31   1250   1250  166659617  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/main_1  macrocell31   2290   3540  166659617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:min_kill_reg\/clock_0               macrocell31         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_11:PWMUDB:status_1\/main_3
Capture Clock  : \Motor_1:PWM_11:PWMUDB:status_1\/clock_0
Path slack     : 166659619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:prevCompare2\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:prevCompare2\/q   macrocell33   1250   1250  166659619  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/main_3  macrocell37   2288   3538  166659619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:status_1\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_14:PWMUDB:status_1\/main_3
Capture Clock  : \Motor_1:PWM_14:PWMUDB:status_1\/clock_0
Path slack     : 166659619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:prevCompare2\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:prevCompare2\/q   macrocell64   1250   1250  166659619  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/main_3  macrocell68   2288   3538  166659619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_16:PWMUDB:status_0\/main_3
Capture Clock  : \Motor_1:PWM_16:PWMUDB:status_0\/clock_0
Path slack     : 166659619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:prevCompare1\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:prevCompare1\/q   macrocell81   1250   1250  166659619  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/main_3  macrocell84   2288   3538  166659619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_2:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 166659619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:prevCompare2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:prevCompare2\/q   macrocell92   1250   1250  166659619  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/main_2  macrocell95   2288   3538  166659619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_1:PWMUDB:status_0\/main_2
Capture Clock  : \Motor_1:PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 166659620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:prevCompare1\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  166659620  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/main_2  macrocell89   2286   3536  166659620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_6:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_6:PWMUDB:status_1\/clock_0
Path slack     : 166659657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:prevCompare2\/clock_0                macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:prevCompare2\/q   macrocell108   1250   1250  166659657  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/main_2  macrocell111   2250   3500  166659657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_3:PWMUDB:status_1\/main_2
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_1\/clock_0
Path slack     : 166659658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare2\/clock_0                macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:prevCompare2\/q   macrocell97    1250   1250  166659658  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/main_2  macrocell100   2249   3499  166659658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_1:PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 166659660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:prevCompare1\/clock_0                macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:prevCompare1\/q   macrocell96   1250   1250  166659660  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/main_1  macrocell99   2247   3497  166659660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/q       macrocell80   1250   1250  166659664  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/main_1  macrocell80   2242   3492  166659664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:min_kill_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/q
Path End       : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0
Path slack     : 166659666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/q       macrocell72   1250   1250  166659666  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/main_1  macrocell72   2241   3491  166659666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_15:PWMUDB:min_kill_reg\/clock_0               macrocell72         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:prevCompare1\/q
Path End       : \Motor_1:PWM_9:PWMUDB:status_0\/main_3
Capture Clock  : \Motor_1:PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 166659667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:prevCompare1\/clock_0                macrocell123        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:prevCompare1\/q   macrocell123   1250   1250  166659667  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/main_3  macrocell126   2239   3489  166659667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:trig_disable\/q
Path End       : \Motor_1:PWM_11:PWMUDB:runmode_enable\/main_3
Capture Clock  : \Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 166659673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:trig_disable\/q         macrocell39   1250   1250  166659673  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/main_3  macrocell34   2233   3483  166659673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:runmode_enable\/clock_0             macrocell34         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_11:PWMUDB:trig_disable\/q
Path End       : \Motor_1:PWM_11:PWMUDB:trig_disable\/main_3
Capture Clock  : \Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0
Path slack     : 166659673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_11:PWMUDB:trig_disable\/q       macrocell39   1250   1250  166659673  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/main_3  macrocell39   2233   3483  166659673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_11:PWMUDB:trig_disable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:prevCompare2\/q
Path End       : \Motor_1:PWM_13:PWMUDB:status_1\/main_3
Capture Clock  : \Motor_1:PWM_13:PWMUDB:status_1\/clock_0
Path slack     : 166659679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 166663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:prevCompare2\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:prevCompare2\/q   macrocell54   1250   1250  166659679  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/main_3  macrocell58   2227   3477  166659679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_4:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166660202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_4:PWMUDB:status_0\/q                       macrocell103    1250   1250  166660202  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell11   3644   4894  166660202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166660926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_0\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:status_0\/q                       macrocell115    1250   1250  166660926  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell14   2920   4170  166660926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell14       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_13:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166660978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:status_1\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_13:PWMUDB:status_1\/q                       macrocell58    1250   1250  166660978  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4   2869   4119  166660978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell4        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166660984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_0\/clock_0                    macrocell110        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:status_0\/q                       macrocell110    1250   1250  166660984  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell13   2863   4113  166660984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell13       0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_16:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:status_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_16:PWMUDB:status_0\/q                       macrocell84    1250   1250  166661521  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell7   2326   3576  166661521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_0\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:status_0\/q                       macrocell67    1250   1250  166661523  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell5   2323   3573  166661523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_0\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:status_0\/q                       macrocell94    1250   1250  166661523  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell9   2323   3573  166661523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell9        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_8:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:status_0\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_8:PWMUDB:status_0\/q                       macrocell119    1250   1250  166661523  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell15   2323   3573  166661523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell15       0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_7:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:status_1\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_7:PWMUDB:status_1\/q                       macrocell116    1250   1250  166661532  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell14   2315   3565  166661532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell14       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_14:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:status_1\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_14:PWMUDB:status_1\/q                       macrocell68    1250   1250  166661532  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell5   2315   3565  166661532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_2:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:status_1\/clock_0                    macrocell95         0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_2:PWMUDB:status_1\/q                       macrocell95    1250   1250  166661533  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell9   2313   3563  166661533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell9        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_12:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:status_1\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_12:PWMUDB:status_1\/q                       macrocell48    1250   1250  166661534  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell3   2313   3563  166661534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_10:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:status_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_10:PWMUDB:status_0\/q                       macrocell27    1250   1250  166661551  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell1   2296   3546  166661551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_1:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:status_0\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_1:PWMUDB:status_0\/q                       macrocell89    1250   1250  166661551  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   2296   3546  166661551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell8        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:status_0\/q                       macrocell99     1250   1250  166661583  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell10   2263   3513  166661583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell10       0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_9:PWMUDB:status_0\/q
Path End       : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:status_0\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_9:PWMUDB:status_0\/q                       macrocell126    1250   1250  166661584  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell16   2263   3513  166661584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell16       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_6:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:status_1\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_6:PWMUDB:status_1\/q                       macrocell111    1250   1250  166661593  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell13   2254   3504  166661593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell13       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_1:PWM_3:PWMUDB:status_1\/q
Path End       : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 166661594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166666667
- Setup time                                       -1570
--------------------------------------------   --------- 
End-of-path required time (ps)                 166665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:status_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Motor_1:PWM_3:PWMUDB:status_1\/q                       macrocell100    1250   1250  166661594  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell10   2253   3503  166661594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\/clock        statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

