-- generated by newgenasym Wed Jul 25 08:45:38 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlc5602 is
    port (    
	AGND1:     INOUT  STD_LOGIC;    
	AOUT:      INOUT  STD_LOGIC;    
	AVCC1:     INOUT  STD_LOGIC;    
	AVCC2:     INOUT  STD_LOGIC;    
	CLK:       IN     STD_LOGIC;    
	COMP:      IN     STD_LOGIC;    
	D0:        IN     STD_LOGIC;    
	D1:        IN     STD_LOGIC;    
	D2:        IN     STD_LOGIC;    
	D3:        IN     STD_LOGIC;    
	D4:        IN     STD_LOGIC;    
	D5:        IN     STD_LOGIC;    
	D6:        IN     STD_LOGIC;    
	D7:        IN     STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	REF:       IN     STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end tlc5602;
