Figure 5.15: An N-channel JFET with DC bias voltages applied.