= msk_top_regs address space

+++MSK Modem Configuration and Status Registers+++


.Registers
[.tab-addr-reg,cols="5,1,1,2,1,9"]
|===
|Name | N | bits | type | RW | Description

| Hash_ID_Low                              |    1 |   32 |     uint | RO | +++A hash generated at build time to uniquely identify FPGA builds.+++ +
| Hash_ID_High                             |    1 |   32 |     uint | RO | +++A hash generated at build time to uniquely identify FPGA builds.+++ +
| MSK_Init                                 |    1 |    1 |     uint | RW | +++0 -> Normal modem operation; 1 -> Puts modem in initialization state+++ +
| MSK_Control                              |    1 |    4 |     uint | RW | +++MSK Controls+++ +
    _ptt_ [0:0] sw:RW uint : +++0 -> PTT Disabled; 1 -> PTT Enabled+++ +
    _loopback_ena_ [1:1] sw:RW uint : +++0 -> Modem loopback disabled; 1 -> Modem loopback enabled+++ +
    _rx_invert_ [2:2] sw:RW uint : +++0 -> Rx data normal; 1 -> Rx data inverted+++ +
    _clear_counts_ [3:3] sw:RW uint : +++Clear Tx Bit Counter and Tx Enable Counter+++ +
| MSK_Status                               |    1 |    3 |     uint | RO | +++None+++ +
    _demod_sync_lock_ [0:0] sw:RO uint : ++++++ +
    _tx_enable_ [1:1] sw:RO uint : ++++++ +
    _rx_enable_ [2:2] sw:RO uint : ++++++ +
| Tx_Bit_Count                             |    1 |   32 |     uint | RO | +++None+++ +
| Tx_Enable_Count                          |    1 |   32 |     uint | RO | +++None+++ +
| Fb_FreqWord                              |    1 |   32 |     uint | RW | +++None+++ +
| F1_FreqWord                              |    1 |   32 |     uint | RW | +++None+++ +
| F2_FreqWord                              |    1 |   32 |     uint | RW | +++None+++ +
| LPF_Config_0                             |    1 |   18 |     uint | RW | +++None+++ +
    _lpf_freeze_ [0:0] sw:RW uint : ++++++ +
    _lpf_zero_ [1:1] sw:RW uint : ++++++ +
    _lpf_alpha_ [31:16] sw:RW uint : ++++++ +
| LPF_Config_1                             |    1 |   32 |     uint | RW | +++None+++ +
    _i_gain_ [15:0] sw:RW uint : ++++++ +
    _p_gain_ [31:16] sw:RW uint : ++++++ +
| Tx_Data_Width                            |    1 |    8 |     uint | RW | +++None+++ +
| Rx_Data_Width                            |    1 |    8 |     uint | RW | +++None+++ +
| PRBS_Control                             |    1 |    4 |     uint | RW | +++None+++ +
    _prbs_sel_ [0:0] sw:RW uint : ++++++ +
    _prbs_error_insert_ [1:1] sw:WO uint : ++++++ +
    _prbs_clear_ [2:2] sw:WO uint : ++++++ +
    _prbs_sync_ [3:3] sw:WO uint : ++++++ +
| PRBS_Initial_State                       |    1 |   32 |     uint | RW | +++None+++ +
| PRBS_Polynomial                          |    1 |   32 |     uint | RW | +++None+++ +
| PRBS_Error_Mask                          |    1 |   32 |     uint | RW | +++None+++ +
| PRBS_Bit_Count                           |    1 |   32 |     uint | RO | +++None+++ +
| PRBS_Error_Count                         |    1 |   32 |     uint | RO | +++None+++ +
|===







