#!/usr/bin/env python3
"""Wrap each VlogHammer expression module as a self-contained Verilog-2005 $display testbench.
Parses the module's ports, drives every input with a deterministic Weyl/xorshift vector sequence,
and $displays the computed output(s) — producing differential (computation-dependent) output that
real iverilog runs to a stable golden. Emits <module text>\n<tb text> as one self-contained .v.

The vector sequence is SEEDED (``--seed``): the initial Weyl state ``c0`` and the odd Weyl increment
are both derived from the seed (splitmix64), and baked into the testbench as literal 64-bit constants.
Two different seeds over the SAME modules therefore drive DIFFERENT input vectors, so real iverilog
produces DIFFERENT goldens. This is the anti-memorization knob: the agent's public corpus is generated
at one seed (with baked goldens), and the root-only scored corpus is regenerated at a different hidden
seed — a golden memorized from the public copy cannot satisfy the scored copy, while a real simulator
(scored against live iverilog on the same seeded testbench) is unaffected. Fully deterministic.
"""
import argparse
import os
import re
import sys

NVEC = 48
SHIFTS = [13, 17, 23, 29, 31, 37, 41, 43, 47, 53, 59, 61]
HDR = re.compile(r"\bmodule\s+(\w+)\s*\((.*?)\)\s*;", re.S)
DECL = re.compile(r"\b(input|output)\b\s+(signed\s+)?(?:\[\s*(\d+)\s*:\s*(\d+)\s*\]\s*)?(\w+)\s*;")

MASK = (1 << 64) - 1


def _splitmix64(x):
    """One splitmix64 step — a cheap high-quality 64-bit hash used to derive constants from the seed."""
    x = (x + 0x9E3779B97F4A7C15) & MASK
    z = x
    z = ((z ^ (z >> 30)) * 0xBF58476D1CE4E5B9) & MASK
    z = ((z ^ (z >> 27)) * 0x94D049BB133111EB) & MASK
    return (z ^ (z >> 31)) & MASK


def derive_state(seed):
    """seed -> (initial Weyl state c0, odd Weyl increment). Distinct seeds => distinct vector streams."""
    c0 = _splitmix64(seed & MASK)
    inc = _splitmix64((seed ^ 0xD1B54A32D192ED03) & MASK) | 1   # force odd for a full-period Weyl walk
    return c0, inc


def parse(text):
    m = HDR.search(text)
    if not m:
        return None
    name = m.group(1)
    ports = [p.strip() for p in m.group(2).split(",") if p.strip()]
    decl = {}
    for d in DECL.finditer(text):
        dir_, signed, msb, lsb, nm = d.group(1), bool(d.group(2)), d.group(3), d.group(4), d.group(5)
        w = (abs(int(msb) - int(lsb)) + 1) if msb is not None else 1
        decl[nm] = {"dir": dir_, "signed": signed, "msb": msb, "lsb": lsb, "w": w}
    # only keep ports we have decls for, in header order
    if not all(p in decl for p in ports):
        return None
    return name, ports, decl


def rangestr(d):
    return f"[{d['msb']}:{d['lsb']}] " if d["msb"] is not None else ""


def make_tb(name, ports, decl, c0, inc):
    ins = [p for p in ports if decl[p]["dir"] == "input"]
    outs = [p for p in ports if decl[p]["dir"] == "output"]
    if not ins or not outs:
        return None
    L = []
    L.append("`timescale 1ns/1ns")
    L.append("module tb;")
    for p in ins:
        d = decl[p]
        L.append(f"  reg {'signed ' if d['signed'] else ''}{rangestr(d)}{p};")
    for p in outs:
        d = decl[p]
        L.append(f"  wire {'signed ' if d['signed'] else ''}{rangestr(d)}{p};")
    L.append(f"  {name} dut({', '.join(ports)});")
    L.append("  reg [63:0] c;")
    L.append("  integer i;")
    L.append("  initial begin")
    L.append(f"    c = 64'h{c0:016X};")
    fmt = " ".join("%b" for _ in outs)
    disp = ", ".join(outs)
    # NVEC pseudo-random vectors (seeded Weyl add + per-input xorshift), then 2 corner vectors.
    L.append(f"    for (i = 0; i < {NVEC}; i = i + 1) begin")
    L.append(f"      c = c + 64'h{inc:016X};")
    for k, p in enumerate(ins):
        sh = SHIFTS[k % len(SHIFTS)]
        L.append(f"      {p} = (c ^ (c >> {sh}));")
    L.append(f"      #1 $display(\"{fmt}\", {disp});")
    L.append("    end")
    for val in ("'0", "{64{1'b1}}"):
        # cheap corner vectors: all-zero and all-one on every input
        for p in ins:
            L.append(f"    {p} = {val};")
        L.append(f"    #1 $display(\"{fmt}\", {disp});")
    L.append("    $finish;")
    L.append("  end")
    L.append("endmodule")
    return "\n".join(L) + "\n"


def wrap_file(path, c0, inc):
    text = open(path, errors="replace").read()
    p = parse(text)
    if not p:
        return None
    name, ports, decl = p
    tb = make_tb(name, ports, decl, c0, inc)
    if tb is None:
        return None
    return text.rstrip() + "\n\n" + tb


def main():
    ap = argparse.ArgumentParser()
    ap.add_argument("rtl_dir")
    ap.add_argument("out_dir")
    ap.add_argument("--seed", type=lambda x: int(x, 0), default=0,
                    help="seed for the deterministic vector stream (decimal or 0x-hex)")
    args = ap.parse_args()
    c0, inc = derive_state(args.seed)
    os.makedirs(args.out_dir, exist_ok=True)
    n = 0
    for fn in sorted(os.listdir(args.rtl_dir)):
        if not fn.endswith(".v"):
            continue
        wrapped = wrap_file(os.path.join(args.rtl_dir, fn), c0, inc)
        if wrapped is None:
            print(f"skip (unparseable): {fn}", file=sys.stderr)
            continue
        open(os.path.join(args.out_dir, fn), "w").write(wrapped)
        n += 1
    print(f"wrapped {n} VlogHammer modules -> {args.out_dir} (seed=0x{args.seed & MASK:016X})")


if __name__ == "__main__":
    main()
