# MIPS CPU
A pipelined MIPS CPU implemented in Verilog. And verified by using Modelsim. Figure 1. shows the datapath.