;redcode
;assert 1
	SPL 0, 101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <530, 39
	JMP <121, 106
	MOV @121, 106
	JMP @12, #261
	DJN -1, @-20
	ADD <530, 39
	ADD 300, 90
	SUB 1, 120
	JMP @12, #261
	SPL 0, <-32
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 103
	CMP 0, -32
	MOV -1, <-26
	SPL 0, <-422
	CMP @-127, 100
	SUB <0, @2
	SPL 0, 101
	CMP -0, 9
	SPL 0, 101
	DJN 0, 10
	SPL 0, 101
	SUB @127, 106
	ADD @530, 9
	DJN 0, 10
	DJN 0, 10
	SUB 0, -32
	JMN 0, 101
	SUB -0, 9
	SUB 0, -32
	ADD 270, 63
	ADD <530, 0
	SPL @0, <-421
	ADD <530, 0
	ADD 270, 63
	SPL @0, <-421
	SLT -0, 9
	SPL <530, 49
	DJN -7, @-20
	SUB 3, <320
	SUB 3, <320
	JMN @12, #200
	ADD 210, 30
	SLT -1, <-40
