\doxysection{CRC\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_c___type_def}\index{CRC\_TypeDef@{CRC\_TypeDef}}


CRC calculation unit.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ INIT}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ POL}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CRC calculation unit. 

Definition at line \textbf{ 320} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

CRC Control register, Address offset\+: 0x08 

Definition at line \textbf{ 324} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

CRC Data register, Address offset\+: 0x00 

Definition at line \textbf{ 322} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_c___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{IDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IDR}

CRC Independent data register, Address offset\+: 0x04 

Definition at line \textbf{ 323} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!INIT@{INIT}}
\index{INIT@{INIT}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{INIT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t INIT}

Initial CRC value register, Address offset\+: 0x10 

Definition at line \textbf{ 326} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!POL@{POL}}
\index{POL@{POL}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{POL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t POL}

CRC polynomial register, Address offset\+: 0x14 

Definition at line \textbf{ 327} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_c___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x0C 

Definition at line \textbf{ 325} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
