// Seed: 3618958829
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_6 = 1;
  logic [7:0][1 : 1] id_8, id_9, id_10, id_11;
  always @(1 or negedge (id_10[-1])) begin : LABEL_0
    wait (-1);
  end
  logic id_12;
  wire  id_13;
  ;
  wire id_14;
endmodule
module module_1 #(
    parameter id_0  = 32'd33,
    parameter id_10 = 32'd48,
    parameter id_5  = 32'd90,
    parameter id_8  = 32'd54
) (
    input uwire _id_0,
    input tri0 id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 _id_5,
    input supply1 id_6,
    output wor id_7,
    input uwire _id_8,
    output tri1 id_9,
    output tri _id_10
);
  always @(posedge -1) $clog2(52);
  ;
  wire id_12;
  logic [id_0 : id_8] id_13[id_5 : id_10];
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_1,
      id_4,
      id_2,
      id_7
  );
  logic \id_14 ;
  ;
endmodule
