<!DOCTYPE html><html><head><style>table, th, td {border: 1px solid black;border-collapse: collapse;} th, td { padding: 10px;}</style></head><table class="regdef" id="RegSummary_{comp}">
 <tr>
  <th class="regdef" colspan=4> Summary </th>
 </tr>
 <tr>
  <th class="regdef">Name</th>  <th class="regdef">Offset</th>  <th class="regdef">Length</th>  <th class="regdef">Description</th> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_cfg0">VALU_CFG0</a></td>  <td class="regfn">0x0</td>  <td class="regfn">4</td>  <td class="regfn"><p>ALU CFG register</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_cfg1">VALU_CFG1</a></td>  <td class="regfn">0x4</td>  <td class="regfn">4</td>  <td class="regfn"><p>ALU CFG register</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg0">PWL_CFG0</a></td>  <td class="regfn">0x8</td>  <td class="regfn">4</td>  <td class="regfn"><p>Piecewise linear Config 0</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg1">PWL_CFG1</a></td>  <td class="regfn">0xc</td>  <td class="regfn">4</td>  <td class="regfn"><p>Piecewise linear Config 1</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg2">PWL_CFG2</a></td>  <td class="regfn">0x10</td>  <td class="regfn">4</td>  <td class="regfn"><p>Piecewise linear Config 2</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg3">PWL_CFG3</a></td>  <td class="regfn">0x14</td>  <td class="regfn">4</td>  <td class="regfn"><p>Piecewise linear Config 3</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_cond_mask_cfg0">COND_MASK_CFG0</a></td>  <td class="regfn">0x18</td>  <td class="regfn">4</td>  <td class="regfn"><p>Conditional Mask Cfg</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_cond_mask_cfg1">COND_MASK_CFG1</a></td>  <td class="regfn">0x1c</td>  <td class="regfn">4</td>  <td class="regfn"><p>Conditional Mask Cfg</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_alu_op_cfg">ALU_OP_CFG</a></td>  <td class="regfn">0x20</td>  <td class="regfn">4</td>  <td class="regfn"><p>Additional Operands Pointer Cfg</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_intr_mask">INTR_MASK</a></td>  <td class="regfn">0x24</td>  <td class="regfn">4</td>  <td class="regfn"><p>Intr Mask Cfg</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_intr_status">INTR_STATUS</a></td>  <td class="regfn">0x28</td>  <td class="regfn">4</td>  <td class="regfn"><p>Interrupt status bit will be set only if the corresponding event in the INTR_MASK register is enabled</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_fft_cfg">FFT_CFG</a></td>  <td class="regfn">0x2c</td>  <td class="regfn">4</td>  <td class="regfn"><p>FFT Operation Cfg</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_dbg_ctrl0">VALU_DBG_CTRL0</a></td>  <td class="regfn">0xfc</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_0">VRF_DBG_WR_0</a></td>  <td class="regfn">0x100</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_1">VRF_DBG_WR_1</a></td>  <td class="regfn">0x104</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_2">VRF_DBG_WR_2</a></td>  <td class="regfn">0x108</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_3">VRF_DBG_WR_3</a></td>  <td class="regfn">0x10c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_4">VRF_DBG_WR_4</a></td>  <td class="regfn">0x110</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_5">VRF_DBG_WR_5</a></td>  <td class="regfn">0x114</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_6">VRF_DBG_WR_6</a></td>  <td class="regfn">0x118</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_7">VRF_DBG_WR_7</a></td>  <td class="regfn">0x11c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_8">VRF_DBG_WR_8</a></td>  <td class="regfn">0x120</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_9">VRF_DBG_WR_9</a></td>  <td class="regfn">0x124</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_10">VRF_DBG_WR_10</a></td>  <td class="regfn">0x128</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_11">VRF_DBG_WR_11</a></td>  <td class="regfn">0x12c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_12">VRF_DBG_WR_12</a></td>  <td class="regfn">0x130</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_13">VRF_DBG_WR_13</a></td>  <td class="regfn">0x134</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_14">VRF_DBG_WR_14</a></td>  <td class="regfn">0x138</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_15">VRF_DBG_WR_15</a></td>  <td class="regfn">0x13c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_0">VRF_DBG_RD_0</a></td>  <td class="regfn">0x140</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_1">VRF_DBG_RD_1</a></td>  <td class="regfn">0x144</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_2">VRF_DBG_RD_2</a></td>  <td class="regfn">0x148</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_3">VRF_DBG_RD_3</a></td>  <td class="regfn">0x14c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_4">VRF_DBG_RD_4</a></td>  <td class="regfn">0x150</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_5">VRF_DBG_RD_5</a></td>  <td class="regfn">0x154</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_6">VRF_DBG_RD_6</a></td>  <td class="regfn">0x158</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_7">VRF_DBG_RD_7</a></td>  <td class="regfn">0x15c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_8">VRF_DBG_RD_8</a></td>  <td class="regfn">0x160</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_9">VRF_DBG_RD_9</a></td>  <td class="regfn">0x164</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_10">VRF_DBG_RD_10</a></td>  <td class="regfn">0x168</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_11">VRF_DBG_RD_11</a></td>  <td class="regfn">0x16c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_12">VRF_DBG_RD_12</a></td>  <td class="regfn">0x170</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_13">VRF_DBG_RD_13</a></td>  <td class="regfn">0x174</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_14">VRF_DBG_RD_14</a></td>  <td class="regfn">0x178</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_15">VRF_DBG_RD_15</a></td>  <td class="regfn">0x17c</td>  <td class="regfn">4</td>  <td class="regfn"><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_perm_instr_cfg0">PERM_INSTR_CFG0</a></td>  <td class="regfn">0x400</td>  <td class="regfn">4</td>  <td class="regfn"><p>Perm Inst Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_0">MEM_CTRL_0</a></td>  <td class="regfn">0x800</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_1">MEM_CTRL_1</a></td>  <td class="regfn">0x804</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_2">MEM_CTRL_2</a></td>  <td class="regfn">0x808</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_3">MEM_CTRL_3</a></td>  <td class="regfn">0x80c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_4">MEM_CTRL_4</a></td>  <td class="regfn">0x810</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_5">MEM_CTRL_5</a></td>  <td class="regfn">0x814</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_6">MEM_CTRL_6</a></td>  <td class="regfn">0x818</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_7">MEM_CTRL_7</a></td>  <td class="regfn">0x81c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_8">MEM_CTRL_8</a></td>  <td class="regfn">0x820</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_9">MEM_CTRL_9</a></td>  <td class="regfn">0x824</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_10">MEM_CTRL_10</a></td>  <td class="regfn">0x828</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_11">MEM_CTRL_11</a></td>  <td class="regfn">0x82c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_12">MEM_CTRL_12</a></td>  <td class="regfn">0x830</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_13">MEM_CTRL_13</a></td>  <td class="regfn">0x834</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_14">MEM_CTRL_14</a></td>  <td class="regfn">0x838</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_15">MEM_CTRL_15</a></td>  <td class="regfn">0x83c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_16">MEM_CTRL_16</a></td>  <td class="regfn">0x840</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_17">MEM_CTRL_17</a></td>  <td class="regfn">0x844</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_18">MEM_CTRL_18</a></td>  <td class="regfn">0x848</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_19">MEM_CTRL_19</a></td>  <td class="regfn">0x84c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_20">MEM_CTRL_20</a></td>  <td class="regfn">0x850</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_21">MEM_CTRL_21</a></td>  <td class="regfn">0x854</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_22">MEM_CTRL_22</a></td>  <td class="regfn">0x858</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_23">MEM_CTRL_23</a></td>  <td class="regfn">0x85c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_24">MEM_CTRL_24</a></td>  <td class="regfn">0x860</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_25">MEM_CTRL_25</a></td>  <td class="regfn">0x864</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_26">MEM_CTRL_26</a></td>  <td class="regfn">0x868</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_27">MEM_CTRL_27</a></td>  <td class="regfn">0x86c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_28">MEM_CTRL_28</a></td>  <td class="regfn">0x870</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_29">MEM_CTRL_29</a></td>  <td class="regfn">0x874</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_30">MEM_CTRL_30</a></td>  <td class="regfn">0x878</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_31">MEM_CTRL_31</a></td>  <td class="regfn">0x87c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VA Configuration Shared by Both LD/ST</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_0">SRF_0</a></td>  <td class="regfn">0xc00</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_1">SRF_1</a></td>  <td class="regfn">0xc04</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_2">SRF_2</a></td>  <td class="regfn">0xc08</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_3">SRF_3</a></td>  <td class="regfn">0xc0c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_4">SRF_4</a></td>  <td class="regfn">0xc10</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_5">SRF_5</a></td>  <td class="regfn">0xc14</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_6">SRF_6</a></td>  <td class="regfn">0xc18</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_7">SRF_7</a></td>  <td class="regfn">0xc1c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_8">SRF_8</a></td>  <td class="regfn">0xc20</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_9">SRF_9</a></td>  <td class="regfn">0xc24</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_10">SRF_10</a></td>  <td class="regfn">0xc28</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_11">SRF_11</a></td>  <td class="regfn">0xc2c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_12">SRF_12</a></td>  <td class="regfn">0xc30</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_13">SRF_13</a></td>  <td class="regfn">0xc34</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_14">SRF_14</a></td>  <td class="regfn">0xc38</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_15">SRF_15</a></td>  <td class="regfn">0xc3c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_16">SRF_16</a></td>  <td class="regfn">0xc40</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_17">SRF_17</a></td>  <td class="regfn">0xc44</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_18">SRF_18</a></td>  <td class="regfn">0xc48</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_19">SRF_19</a></td>  <td class="regfn">0xc4c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_20">SRF_20</a></td>  <td class="regfn">0xc50</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_21">SRF_21</a></td>  <td class="regfn">0xc54</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_22">SRF_22</a></td>  <td class="regfn">0xc58</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_23">SRF_23</a></td>  <td class="regfn">0xc5c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_24">SRF_24</a></td>  <td class="regfn">0xc60</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_25">SRF_25</a></td>  <td class="regfn">0xc64</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_26">SRF_26</a></td>  <td class="regfn">0xc68</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_27">SRF_27</a></td>  <td class="regfn">0xc6c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_28">SRF_28</a></td>  <td class="regfn">0xc70</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_29">SRF_29</a></td>  <td class="regfn">0xc74</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_30">SRF_30</a></td>  <td class="regfn">0xc78</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_31">SRF_31</a></td>  <td class="regfn">0xc7c</td>  <td class="regfn">4</td>  <td class="regfn"><p>VG Static RIF Config</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_imem">IMEM</a></td>  <td class="regfn">0x4000</td>  <td class="regfn">4096</td>  <td class="regfn"><p>Instruction Memory Access</p></td> </tr>
 <tr>
  <td class="regfn">dpc_lpu_ss3_cmem_lcu.<a href="#Reg_dmem">DMEM</a></td>  <td class="regfn">0x8000</td>  <td class="regfn">4096</td>  <td class="regfn"><p>Data Memory Access</p></td> </tr>
</table><table class="regdef" id="Reg_valu_cfg0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_cfg0">VALU_CFG0</a> @ 0x0</div>
   <div><p>ALU CFG register</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>reserved...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=5>...reserved</td>
<td class="fname" colspan=11>alen</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">10:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">alen</td><td class="regde"><p><p>Number of elements of d_size processed by the instructions from the ALU pipeline. The start line of VRF is obtained from the instruction fields (vs1 and vs2) The VRF source and destination addresses are linearly incremented and will wrap around after reaching to the last line of VRF.Incase the alen is not exact multiple of the VRF line (512 bits), only the intended bits of VRF will be written. Other contents will remain unchanged. Max alen is 1024</p></p></td><tr><td class="regbits">31:11</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">reserved</td><td class="regde"><p><p>reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_valu_cfg1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_cfg1">VALU_CFG1</a> @ 0x4</div>
   <div><p>ALU CFG register</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>reserved...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=8>...reserved</td>
<td class="fname" colspan=7>bias_val</td>
<td class="fname" colspan=1 style="font-size:3px%">mux_sel_op</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">mux_sel_op</td><td class="regde"><p><p>This bit is only used by vsel instruction to select one of the two arguments to write to the destination vector register.</p></p></td><tr><td class="regbits">7:1</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">bias_val</td><td class="regde"><p><p>Bias value is in 2’s complement format. This value determines the amount of arithmetic left (if positive) or right shift (negative) of the result. Valid Range : -63 to 63</p></p></td><tr><td class="regbits">31:8</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">reserved</td><td class="regde"><p><p>reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_pwl_cfg0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg0">PWL_CFG0</a> @ 0x8</div>
   <div><p>Piecewise linear Config 0</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=8>pwl_a_3</td>
<td class="fname" colspan=8>pwl_a_2</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=8>pwl_a_1</td>
<td class="fname" colspan=8>pwl_a_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">7:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_a_0</td><td class="regde"><p><p>PWL A0</p></p></td><tr><td class="regbits">15:8</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_a_1</td><td class="regde"><p><p>PWL A1</p></p></td><tr><td class="regbits">23:16</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_a_2</td><td class="regde"><p><p>PWL A2</p></p></td><tr><td class="regbits">31:24</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_a_3</td><td class="regde"><p><p>PWL A3</p></p></td></table>
<br>
<table class="regdef" id="Reg_pwl_cfg1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg1">PWL_CFG1</a> @ 0xc</div>
   <div><p>Piecewise linear Config 1</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=8>pwl_b_3</td>
<td class="fname" colspan=8>pwl_b_2</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=8>pwl_b_1</td>
<td class="fname" colspan=8>pwl_b_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">7:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_b_0</td><td class="regde"><p><p>PWL B0</p></p></td><tr><td class="regbits">15:8</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_b_1</td><td class="regde"><p><p>PWL B1</p></p></td><tr><td class="regbits">23:16</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_b_2</td><td class="regde"><p><p>PWL B2</p></p></td><tr><td class="regbits">31:24</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_b_3</td><td class="regde"><p><p>PWL B3</p></p></td></table>
<br>
<table class="regdef" id="Reg_pwl_cfg2">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg2">PWL_CFG2</a> @ 0x10</div>
   <div><p>Piecewise linear Config 2</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=8>pwl_c_3</td>
<td class="fname" colspan=8>pwl_c_2</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=8>pwl_c_1</td>
<td class="fname" colspan=8>pwl_c_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">7:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_c_0</td><td class="regde"><p><p>PWL C0</p></p></td><tr><td class="regbits">15:8</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_c_1</td><td class="regde"><p><p>PWL C1</p></p></td><tr><td class="regbits">23:16</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_c_2</td><td class="regde"><p><p>PWL C2</p></p></td><tr><td class="regbits">31:24</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_c_3</td><td class="regde"><p><p>PWL C3</p></p></td></table>
<br>
<table class="regdef" id="Reg_pwl_cfg3">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_pwl_cfg3">PWL_CFG3</a> @ 0x14</div>
   <div><p>Piecewise linear Config 3</p></div>
   <div>Reset default = 0x0, mask 0x1ffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="unused" colspan=15>&nbsp;</td>
<td class="fname" colspan=1>pwl_k2...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=4>...pwl_k2</td>
<td class="fname" colspan=5>pwl_k1</td>
<td class="fname" colspan=5>pwl_k0</td>
<td class="fname" colspan=2 style="font-size:3px%">pwl_mode</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">1:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_mode</td><td class="regde"><p><p>mode = 0:  signx = 1, signc = 1, mode = 1:  signx = sign(x) , signc = sign(x) mode = 2:  signx = sign(x) , signc = 1 - sign(x) mode = 3:  signx = -sign(x) , signc = -sign(x) where x is operand 1 ( VRs1)  sign(x) = 1 if x &gt;= 0, else sign(x) = -1a</p></p></td><tr><td class="regbits">6:2</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_k0</td><td class="regde"><p><p>PWL K0</p></p></td><tr><td class="regbits">11:7</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_k1</td><td class="regde"><p><p>PWL K1</p></p></td><tr><td class="regbits">16:12</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">pwl_k2</td><td class="regde"><p><p>PWL K2</p></p></td></table>
<br>
<table class="regdef" id="Reg_cond_mask_cfg0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_cond_mask_cfg0">COND_MASK_CFG0</a> @ 0x18</div>
   <div><p>Conditional Mask Cfg</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>bit_pattern...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...bit_pattern</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">bit_pattern</td><td class="regde"><p><p>Condition mask provides the pattern bit n to be checked for predicated VALU instructions for each array element n%64.  If the bit_pattern[i] of an element is set to 1’b0, the instruction is operated upon that array element in a vector. During write back, only the valid elements of the resultant vector (i.e. pattern bit = 1’b1) are written back and the state of other elements in corresponding VRF remains unchanged. This register is applicable to array element n %64  in [31:0] Note, since ALEN can be &gt; 64, the pattern wraps at 64.</p></p></td></table>
<br>
<table class="regdef" id="Reg_cond_mask_cfg1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_cond_mask_cfg1">COND_MASK_CFG1</a> @ 0x1c</div>
   <div><p>Conditional Mask Cfg</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>bit_pattern...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...bit_pattern</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">bit_pattern</td><td class="regde"><p><p>Bit Pattern[31:0]</p></p></td></table>
<br>
<table class="regdef" id="Reg_alu_op_cfg">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_alu_op_cfg">ALU_OP_CFG</a> @ 0x20</div>
   <div><p>Additional Operands Pointer Cfg</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>Reserved_0...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=11>...Reserved_0</td>
<td class="fname" colspan=5>vg_ptr</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">4:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">vg_ptr</td><td class="regde"><p><p>VG address Pointer for K &amp; L (scaling factors used in VWSUM instruction).K &amp; L should be limited to 8-bits and HW reads as K=VG[VG_PTR][7:0] and VG[VG_PTR][15:0] = L</p></p></td><tr><td class="regbits">31:5</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">Reserved_0</td><td class="regde"><p><p>Reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_intr_mask">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_intr_mask">INTR_MASK</a> @ 0x24</div>
   <div><p>Intr Mask Cfg</p></div>
   <div>Reset default = 0x0, mask 0x7f</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="unused" colspan=16>&nbsp;</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="unused" colspan=9>&nbsp;</td>
<td class="fname" colspan=1 style="font-size:3px%">mem_rd_timeout_en</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_vsum_ovf_en</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_acc_ovf_en</td>
<td class="fname" colspan=1 style="font-size:3px%">perm_udef_instr_en</td>
<td class="fname" colspan=1 style="font-size:3px%">mem_udef_instr_en</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_udef_instr_en</td>
<td class="fname" colspan=1>ie</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">ie</td><td class="regde"><p><p>Interrupt Enable Global Interrupt enable for all interrupt sources.  1’b1 : Interrupt line will be asserted if any enabled interrupt event is detected. 1’b0 : No interrupt is generated</p></p></td><tr><td class="regbits">1</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">valu_udef_instr_en</td><td class="regde"><p><p>valu_udef_instr_event enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td><tr><td class="regbits">2</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">mem_udef_instr_en</td><td class="regde"><p><p>mem_udef_instr_event enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td><tr><td class="regbits">3</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">perm_udef_instr_en</td><td class="regde"><p><p>perm_udef_instr_event enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td><tr><td class="regbits">4</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">valu_acc_ovf_en</td><td class="regde"><p><p>valu_acc_ovf_event enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td><tr><td class="regbits">5</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">valu_vsum_ovf_en</td><td class="regde"><p><p>valu_vsum_ovf enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td><tr><td class="regbits">6</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">mem_rd_timeout_en</td><td class="regde"><p><p>mem_rd_timeout_event enable 1’b0 : no interrupt will be asserted on this event 1’b1 : interrupt will be asserted on this event</p></p></td></table>
<br>
<table class="regdef" id="Reg_intr_status">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_intr_status">INTR_STATUS</a> @ 0x28</div>
   <div><p>Interrupt status bit will be set only if the corresponding event in the INTR_MASK register is enabled</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>Reserved_1...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=9>...Reserved_1</td>
<td class="fname" colspan=1 style="font-size:3px%">mem_rd_timeout_e</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_vsum_ovf_e</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_acc_ovf_e</td>
<td class="fname" colspan=1 style="font-size:3px%">perm_udef_instr_e</td>
<td class="fname" colspan=1 style="font-size:3px%">mem_udef_instr_e</td>
<td class="fname" colspan=1 style="font-size:3px%">valu_udef_instr_e</td>
<td class="fname" colspan=1 style="font-size:3px%">Reserved</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">0</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">Reserved</td><td class="regde"><p><p>Reserved</p></p></td><tr><td class="regbits">1</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">valu_udef_instr_e</td><td class="regde"><p><p>Set when undefined instruction detected on VALU instruction if</p></p></td><tr><td class="regbits">2</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">mem_udef_instr_e</td><td class="regde"><p><p>Set when undefined instruction detected on MEM instruction if</p></p></td><tr><td class="regbits">3</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">perm_udef_instr_e</td><td class="regde"><p><p>Set when undefined instruction detected on PERM instruction if</p></p></td><tr><td class="regbits">4</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">valu_acc_ovf_e</td><td class="regde"><p><p>If any of the lanes detect an overflow in the accumulator, this event is asserted.</p></p></td><tr><td class="regbits">5</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">valu_vsum_ovf_e</td><td class="regde"><p><p>If incase of merge operation ( sum across all individual lane results / accumulators) results in overflow, this event is asserted.</p></p></td><tr><td class="regbits">6</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">mem_rd_timeout_e</td><td class="regde"><p><p>if the Load instruction does not get rdy in TBD clock, this event is asserted</p></p></td><tr><td class="regbits">31:7</td><td class="regperm">rw1c</td><td class="regrv">0x0</td><td class="regfn">Reserved_1</td><td class="regde"><p><p>Reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_fft_cfg">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_fft_cfg">FFT_CFG</a> @ 0x2c</div>
   <div><p>FFT Operation Cfg</p></div>
   <div>Reset default = 0x0, mask 0x3f1fff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="unused" colspan=10>&nbsp;</td>
<td class="fname" colspan=2 style="font-size:3px%">set8_16k</td>
<td class="fname" colspan=4>fft_size</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="unused" colspan=3>&nbsp;</td>
<td class="fname" colspan=13>alen</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">12:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">alen</td><td class="regde"><p><p>The number of VRF elements to loop over in 1 FFT stage. So in effect, a_len is the total number of VRF elements which will be read from VRF and written back, across 8 parallel lanes.   For FFT Op,  We support only SC16 size. For 256 FFT, Set this field to 256   Max alen is 4096</p></p></td><tr><td class="regbits">15:13</td><td></td><td></td><td></td><td>Reserved</td></tr><tr><td class="regbits">19:16</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">fft_size</td><td class="regde"><p><p>0 :  FFT_8
1 :  FFT_16
2 :  FFT_32
3 :  FFT_64
4 :  FFT_128
5 :  FFT_256
6 :  FFT_512
7 :  FFT_1024
8 :  FFT_2048
9 :  FFT_4096
10 : FFT_16K
Others : FFT_0 (No Operation)</p></p></td><tr><td class="regbits">21:20</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">set8_16k</td><td class="regde"><p><p>For 16k FFT,  FW need to divide in 32 Chunks of 512-bit data.  Instruction has set_num field which can iterate 0..7.  Using CSR field, 0.. 31 range set_num_16k = {SET8_16K, instr[set-num]})</p></p></td></table>
<br>
<table class="regdef" id="Reg_valu_dbg_ctrl0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_valu_dbg_ctrl0">VALU_DBG_CTRL0</a> @ 0xfc</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>Reserved_0</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=1 style="font-size:3px%">vrf_dbg_trig</td>
<td class="fname" colspan=3 style="font-size:3px%">vrf_dbg_cmd</td>
<td class="fname" colspan=6>Reserved</td>
<td class="fname" colspan=6>vrf_dbg_idx</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">5:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">vrf_dbg_idx</td><td class="regde"><p><p>VRF Debug Index : VRF register index (0 to 63). Each VRF corresponds to 512 bits of data word.</p></p></td><tr><td class="regbits">11:6</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">Reserved</td><td class="regde"><p><p>Reserved</p></p></td><tr><td class="regbits">14:12</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">vrf_dbg_cmd</td><td class="regde"><p><p>VRF Debug Command 3’d0 : Read 3’d1 : Write 3’d2-7 : Reserved</p></p></td><tr><td class="regbits">15</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">vrf_dbg_trig</td><td class="regde"><p><p>VRF Debug Trigger Writing 1 to this field triggers the command execution. The data will be available in debug registers after 3 number of clocks. Any writes before 3 clocks, will be ignored. The debug trigger has the highest priority access to the VRF and must be used when no other instruction is using the VRF, else the vector operations will have undefined results.</p></p></td><tr><td class="regbits">31:16</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">Reserved_0</td><td class="regde"><p><p>Reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_0">VRF_DBG_WR_0</a> @ 0x100</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_0...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_0</td><td class="regde"><p><p>VRF Debug Write data
For write access, this register holds the value of element n (0 to 15) of width 32 bit within  512 bit VRF register to be written.
The 512 bit VRF register is pointed by vrf_dbg_idx field. This register must be loaded before issuing the trigger. After trigger it takes 3 clocks to complete the write.</p>
<p>Note 1: There are 16 32bit registers corresponding to 512 bit data word pointed by the vrf_dbg_idx.
Note 2: Since this interface does not provide dsize configuration, the user must accordingly pack the  32 bit word</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_1">VRF_DBG_WR_1</a> @ 0x104</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_1...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_1</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_1</td><td class="regde"><p><p>For VRF_DBG_WR1</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_2">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_2">VRF_DBG_WR_2</a> @ 0x108</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_2...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_2</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_2</td><td class="regde"><p><p>For VRF_DBG_WR2</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_3">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_3">VRF_DBG_WR_3</a> @ 0x10c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_3...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_3</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_3</td><td class="regde"><p><p>For VRF_DBG_WR3</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_4">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_4">VRF_DBG_WR_4</a> @ 0x110</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_4...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_4</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_4</td><td class="regde"><p><p>For VRF_DBG_WR4</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_5">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_5">VRF_DBG_WR_5</a> @ 0x114</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_5...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_5</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_5</td><td class="regde"><p><p>For VRF_DBG_WR5</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_6">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_6">VRF_DBG_WR_6</a> @ 0x118</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_6...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_6</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_6</td><td class="regde"><p><p>For VRF_DBG_WR6</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_7">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_7">VRF_DBG_WR_7</a> @ 0x11c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_7...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_7</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_7</td><td class="regde"><p><p>For VRF_DBG_WR7</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_8">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_8">VRF_DBG_WR_8</a> @ 0x120</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_8...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_8</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_8</td><td class="regde"><p><p>For VRF_DBG_WR8</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_9">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_9">VRF_DBG_WR_9</a> @ 0x124</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_9...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_9</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_9</td><td class="regde"><p><p>For VRF_DBG_WR9</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_10">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_10">VRF_DBG_WR_10</a> @ 0x128</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_10...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_10</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_10</td><td class="regde"><p><p>For VRF_DBG_WR10</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_11">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_11">VRF_DBG_WR_11</a> @ 0x12c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_11...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_11</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_11</td><td class="regde"><p><p>For VRF_DBG_WR11</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_12">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_12">VRF_DBG_WR_12</a> @ 0x130</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_12...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_12</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_12</td><td class="regde"><p><p>For VRF_DBG_WR12</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_13">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_13">VRF_DBG_WR_13</a> @ 0x134</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_13...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_13</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_13</td><td class="regde"><p><p>For VRF_DBG_WR13</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_14">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_14">VRF_DBG_WR_14</a> @ 0x138</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_14...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_14</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_14</td><td class="regde"><p><p>For VRF_DBG_WR14</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_wr_15">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_wr_15">VRF_DBG_WR_15</a> @ 0x13c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_15...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_15</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">data_15</td><td class="regde"><p><p>For VRF_DBG_WR15</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_0">VRF_DBG_RD_0</a> @ 0x140</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_0...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_0</td><td class="regde"><p><p>VRF Debug Read data</p>
<p>For Read access, this register loads the value read from the VRF register pointed by the vrf_dbg_idx. After trigger, it takes TBD clocks to load the VRF values.</p>
<p>Note 1: There are 16 32bit registers corresponding to 512 bit data word pointed by the vrf_dbg_idx.
Note 2: Since this interface does not provide dsize configuration, the user must accordingly un-pack the  32 bit word</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_1">VRF_DBG_RD_1</a> @ 0x144</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_1...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_1</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_1</td><td class="regde"><p><p>For VRF_DBG_RD1</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_2">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_2">VRF_DBG_RD_2</a> @ 0x148</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_2...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_2</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_2</td><td class="regde"><p><p>For VRF_DBG_RD2</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_3">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_3">VRF_DBG_RD_3</a> @ 0x14c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_3...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_3</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_3</td><td class="regde"><p><p>For VRF_DBG_RD3</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_4">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_4">VRF_DBG_RD_4</a> @ 0x150</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_4...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_4</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_4</td><td class="regde"><p><p>For VRF_DBG_RD4</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_5">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_5">VRF_DBG_RD_5</a> @ 0x154</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_5...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_5</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_5</td><td class="regde"><p><p>For VRF_DBG_RD5</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_6">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_6">VRF_DBG_RD_6</a> @ 0x158</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_6...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_6</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_6</td><td class="regde"><p><p>For VRF_DBG_RD6</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_7">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_7">VRF_DBG_RD_7</a> @ 0x15c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_7...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_7</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_7</td><td class="regde"><p><p>For VRF_DBG_RD7</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_8">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_8">VRF_DBG_RD_8</a> @ 0x160</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_8...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_8</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_8</td><td class="regde"><p><p>For VRF_DBG_RD8</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_9">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_9">VRF_DBG_RD_9</a> @ 0x164</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_9...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_9</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_9</td><td class="regde"><p><p>For VRF_DBG_RD9</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_10">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_10">VRF_DBG_RD_10</a> @ 0x168</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_10...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_10</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_10</td><td class="regde"><p><p>For VRF_DBG_RD10</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_11">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_11">VRF_DBG_RD_11</a> @ 0x16c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_11...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_11</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_11</td><td class="regde"><p><p>For VRF_DBG_RD11</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_12">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_12">VRF_DBG_RD_12</a> @ 0x170</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_12...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_12</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_12</td><td class="regde"><p><p>For VRF_DBG_RD12</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_13">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_13">VRF_DBG_RD_13</a> @ 0x174</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_13...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_13</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_13</td><td class="regde"><p><p>For VRF_DBG_RD13</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_14">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_14">VRF_DBG_RD_14</a> @ 0x178</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_14...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_14</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_14</td><td class="regde"><p><p>For VRF_DBG_RD14</p></p></td></table>
<br>
<table class="regdef" id="Reg_vrf_dbg_rd_15">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_vrf_dbg_rd_15">VRF_DBG_RD_15</a> @ 0x17c</div>
   <div><p>DBG CTRL config register controls LD/ST to VRF through CSR Interface</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>data_15...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...data_15</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">data_15</td><td class="regde"><p><p>For VRF_DBG_RD15</p></p></td></table>
<br>
<table class="regdef" id="Reg_perm_instr_cfg0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_perm_instr_cfg0">PERM_INSTR_CFG0</a> @ 0x400</div>
   <div><p>Perm Inst Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>Reserved...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=5>...Reserved</td>
<td class="fname" colspan=11>alen</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">10:0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">alen</td><td class="regde"><p><p>Array Length</p>
<p>Number of elements of d_size processed by the instructions from the PERM pipeline.
For permute pipeline, for some of the instructions the alen is limited to a single line access of VRF. If the alen size is more than the number of elements in one row of VRF,  the excess elements are ignored
.
Maximum alen is 1024</p></p></td><tr><td class="regbits">31:11</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">Reserved</td><td class="regde"><p><p>Reserved</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_0">MEM_CTRL_0</a> @ 0x800</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_0...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_0</td><td class="regde"><p><p>Vector Address
Though this field is named as “Vector Address”, based on the context, this field carries different information. The interpretation depends on the encoding field and type of the instruction  this VA is referred by.</p>
<p>Interpretation 1 : if this VA referenced as source address for non-scatter / gather load and store instructions.</p>
<p>VA[10:0] : num_words[10:0]
Number of 32 bit words.
Max = 1024</p>
<p>VA[15:11] : stride_mode[4:0]
Stride Mode Config</p>
<p>VA[31:16] : dmem_offset[15:0]
DMEM offset interms of 32 bit words.
The offset field is auto updated upon memory access to reflect the next access address.
The dmem_offset on reaching the max value (16’hFFFF), rolls over and starts from 0x0.</p>
<p>Interpretation 2 : if this VA referenced as source address for scatter / gather load and store instructions.</p>
<p>VA[10:0] : num_words[10:0]
Number of 32 bit words.
Max = 1024</p>
<p>VA[15:11] : pat_cfg_idx[4:0]
This field identifies the first PAT_CFG register of 512 bit pattern used for first 32 elements of  32-bit words of scatter/gather load instructions. The subsequent PAT_CFG registers maintain the pattern for remaining words.</p>
<p>For maximum pattern size, 512 elements, total 16 PAT_CFG registers are required. The maximum number of PAT_CFG are 16. Hence if the start VA index  &gt; 0, the PAT_CFG register will wrap around at  PAT_CFG15 and will start using PAT_CFG0 for bit patterns for subsequent elements.</p>
<p>Note, for the instructions which use this feature, the num_words is limited to 512. If higher alen is used, the pattern register wraps-around after 512 elements are transferred.</p>
<p>VA[31:16] : dmem_offset[15:0]
DMEM offset interms of 32 bit words.
The offset field is auto updated upon memory access to reflect the next access address.
The dmem_offset on reaching the max value (16’hFFFF), rolls over and starts from 0x0.
(same as in interpretation 1)</p>
<p>Interpretation 3 : if this VA referenced as base address
VA[14:0] : dmem_ba[19:5]
This base address is interms of 1024 bits and corresponds to the [19:5] bits of the absolute base address bits. Note that dmem_ba[4:0] is assumed  5’b0.
The upper bits of the base address are obtained using tile_dmem_ba_high[11:0] inputs.
VA[17:16]   : FFT_MEM_ACC_MODE
00 -  non-FFT Mode
01 -  FFT_256
10 -  FFT_4096
11 -  FFT_16K</p>
<p>if  Mode is set to FFT_256, HW takes care of DMEM and VRF address sequencing and data format ordering for  FFT-256 input. num_of words should be set to 256 in this mode.</p>
<p>if Mode is set to FFT_4096, HW takes care of DMEM and VRF address sequencing and data format ordering for  FFT-4096 input. num_of words should be set to 512 in this mode.</p>
<p>if Mode is set to FFT_16K, HW takes care of DMEM and VRF address sequencing and data format ordering for  FFT-16K input. num_of words should be set to 512 in this mode.
VA[19:18] : FFT_STRIDE_MODE
if FFT_STRIDE_MODE is non-zero, DMEM sample indexing is different and additional offset added.
00 : Natural indexing
01 : Row offset added to each row at granularity of 16
10 : Row offset added to alternative rows
11 : Not Valid usecase</p>
<p>More details in FFT_STRIDE_MODE section in FFT HPG
VA[20]    : AUTO_INCR
if this bit is set, VG[VAo][dmem_offset] auto incremented HW. If VA[31:21] is non-zero, Increment_val = VA[31:21], else Increment_val=VG[VAo][num_words]<br />
VA[30:21] : DMEM_OFFSET_INCR_VAL
If AUTO_INCR field is set, FW can specify Auto_increment value using this field. If this field is 0, By default Current Instr len is used to update the VG pointer.</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_1">MEM_CTRL_1</a> @ 0x804</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_1...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_1</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_1</td><td class="regde"><p><p>For MEM_CTRL1</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_2">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_2">MEM_CTRL_2</a> @ 0x808</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_2...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_2</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_2</td><td class="regde"><p><p>For MEM_CTRL2</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_3">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_3">MEM_CTRL_3</a> @ 0x80c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_3...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_3</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_3</td><td class="regde"><p><p>For MEM_CTRL3</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_4">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_4">MEM_CTRL_4</a> @ 0x810</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_4...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_4</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_4</td><td class="regde"><p><p>For MEM_CTRL4</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_5">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_5">MEM_CTRL_5</a> @ 0x814</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_5...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_5</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_5</td><td class="regde"><p><p>For MEM_CTRL5</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_6">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_6">MEM_CTRL_6</a> @ 0x818</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_6...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_6</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_6</td><td class="regde"><p><p>For MEM_CTRL6</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_7">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_7">MEM_CTRL_7</a> @ 0x81c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_7...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_7</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_7</td><td class="regde"><p><p>For MEM_CTRL7</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_8">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_8">MEM_CTRL_8</a> @ 0x820</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_8...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_8</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_8</td><td class="regde"><p><p>For MEM_CTRL8</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_9">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_9">MEM_CTRL_9</a> @ 0x824</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_9...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_9</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_9</td><td class="regde"><p><p>For MEM_CTRL9</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_10">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_10">MEM_CTRL_10</a> @ 0x828</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_10...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_10</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_10</td><td class="regde"><p><p>For MEM_CTRL10</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_11">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_11">MEM_CTRL_11</a> @ 0x82c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_11...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_11</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_11</td><td class="regde"><p><p>For MEM_CTRL11</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_12">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_12">MEM_CTRL_12</a> @ 0x830</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_12...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_12</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_12</td><td class="regde"><p><p>For MEM_CTRL12</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_13">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_13">MEM_CTRL_13</a> @ 0x834</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_13...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_13</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_13</td><td class="regde"><p><p>For MEM_CTRL13</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_14">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_14">MEM_CTRL_14</a> @ 0x838</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_14...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_14</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_14</td><td class="regde"><p><p>For MEM_CTRL14</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_15">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_15">MEM_CTRL_15</a> @ 0x83c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_15...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_15</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_15</td><td class="regde"><p><p>For MEM_CTRL15</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_16">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_16">MEM_CTRL_16</a> @ 0x840</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_16...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_16</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_16</td><td class="regde"><p><p>For MEM_CTRL16</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_17">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_17">MEM_CTRL_17</a> @ 0x844</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_17...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_17</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_17</td><td class="regde"><p><p>For MEM_CTRL17</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_18">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_18">MEM_CTRL_18</a> @ 0x848</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_18...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_18</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_18</td><td class="regde"><p><p>For MEM_CTRL18</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_19">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_19">MEM_CTRL_19</a> @ 0x84c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_19...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_19</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_19</td><td class="regde"><p><p>For MEM_CTRL19</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_20">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_20">MEM_CTRL_20</a> @ 0x850</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_20...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_20</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_20</td><td class="regde"><p><p>For MEM_CTRL20</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_21">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_21">MEM_CTRL_21</a> @ 0x854</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_21...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_21</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_21</td><td class="regde"><p><p>For MEM_CTRL21</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_22">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_22">MEM_CTRL_22</a> @ 0x858</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_22...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_22</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_22</td><td class="regde"><p><p>For MEM_CTRL22</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_23">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_23">MEM_CTRL_23</a> @ 0x85c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_23...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_23</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_23</td><td class="regde"><p><p>For MEM_CTRL23</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_24">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_24">MEM_CTRL_24</a> @ 0x860</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_24...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_24</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_24</td><td class="regde"><p><p>For MEM_CTRL24</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_25">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_25">MEM_CTRL_25</a> @ 0x864</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_25...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_25</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_25</td><td class="regde"><p><p>For MEM_CTRL25</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_26">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_26">MEM_CTRL_26</a> @ 0x868</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_26...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_26</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_26</td><td class="regde"><p><p>For MEM_CTRL26</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_27">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_27">MEM_CTRL_27</a> @ 0x86c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_27...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_27</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_27</td><td class="regde"><p><p>For MEM_CTRL27</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_28">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_28">MEM_CTRL_28</a> @ 0x870</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_28...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_28</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_28</td><td class="regde"><p><p>For MEM_CTRL28</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_29">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_29">MEM_CTRL_29</a> @ 0x874</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_29...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_29</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_29</td><td class="regde"><p><p>For MEM_CTRL29</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_30">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_30">MEM_CTRL_30</a> @ 0x878</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_30...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_30</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_30</td><td class="regde"><p><p>For MEM_CTRL30</p></p></td></table>
<br>
<table class="regdef" id="Reg_mem_ctrl_31">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_mem_ctrl_31">MEM_CTRL_31</a> @ 0x87c</div>
   <div><p>VA Configuration Shared by Both LD/ST</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VA_31...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VA_31</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VA_31</td><td class="regde"><p><p>For MEM_CTRL31</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_0">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_0">SRF_0</a> @ 0xc00</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_0...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_0</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_0</td><td class="regde"><p><p>SRF data</p>
<p>SRF Registers are used for multiple purposes
As scalar data register argument input for vector operations
As destination register for scalar result from vector operations, e.g. dot product
As pattern register for permute operations
As storage for PWL coefficients
TBD: As pattern storage for scatter and gather mem instructions.</p>
<p>Field interpretations for
PWL Coefficients
When VG is used for PWL
data [15:0] = a0</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_1">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_1">SRF_1</a> @ 0xc04</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_1...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_1</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_1</td><td class="regde"><p><p>For SRF1</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_2">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_2">SRF_2</a> @ 0xc08</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_2...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_2</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_2</td><td class="regde"><p><p>For SRF2</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_3">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_3">SRF_3</a> @ 0xc0c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_3...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_3</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_3</td><td class="regde"><p><p>For SRF3</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_4">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_4">SRF_4</a> @ 0xc10</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_4...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_4</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_4</td><td class="regde"><p><p>For SRF4</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_5">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_5">SRF_5</a> @ 0xc14</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_5...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_5</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_5</td><td class="regde"><p><p>For SRF5</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_6">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_6">SRF_6</a> @ 0xc18</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_6...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_6</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_6</td><td class="regde"><p><p>For SRF6</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_7">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_7">SRF_7</a> @ 0xc1c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_7...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_7</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_7</td><td class="regde"><p><p>For SRF7</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_8">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_8">SRF_8</a> @ 0xc20</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_8...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_8</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_8</td><td class="regde"><p><p>For SRF8</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_9">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_9">SRF_9</a> @ 0xc24</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_9...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_9</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_9</td><td class="regde"><p><p>For SRF9</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_10">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_10">SRF_10</a> @ 0xc28</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_10...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_10</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_10</td><td class="regde"><p><p>For SRF10</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_11">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_11">SRF_11</a> @ 0xc2c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_11...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_11</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_11</td><td class="regde"><p><p>For SRF11</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_12">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_12">SRF_12</a> @ 0xc30</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_12...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_12</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_12</td><td class="regde"><p><p>For SRF12</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_13">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_13">SRF_13</a> @ 0xc34</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_13...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_13</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_13</td><td class="regde"><p><p>For SRF13</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_14">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_14">SRF_14</a> @ 0xc38</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_14...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_14</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_14</td><td class="regde"><p><p>For SRF14</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_15">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_15">SRF_15</a> @ 0xc3c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_15...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_15</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_15</td><td class="regde"><p><p>For SRF15</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_16">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_16">SRF_16</a> @ 0xc40</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_16...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_16</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_16</td><td class="regde"><p><p>For SRF16</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_17">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_17">SRF_17</a> @ 0xc44</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_17...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_17</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_17</td><td class="regde"><p><p>For SRF17</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_18">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_18">SRF_18</a> @ 0xc48</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_18...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_18</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_18</td><td class="regde"><p><p>For SRF18</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_19">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_19">SRF_19</a> @ 0xc4c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_19...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_19</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_19</td><td class="regde"><p><p>For SRF19</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_20">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_20">SRF_20</a> @ 0xc50</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_20...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_20</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_20</td><td class="regde"><p><p>For SRF20</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_21">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_21">SRF_21</a> @ 0xc54</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_21...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_21</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_21</td><td class="regde"><p><p>For SRF21</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_22">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_22">SRF_22</a> @ 0xc58</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_22...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_22</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_22</td><td class="regde"><p><p>For SRF22</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_23">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_23">SRF_23</a> @ 0xc5c</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_23...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_23</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_23</td><td class="regde"><p><p>For SRF23</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_24">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_24">SRF_24</a> @ 0xc60</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_24...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_24</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_24</td><td class="regde"><p><p>For SRF24</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_25">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_25">SRF_25</a> @ 0xc64</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_25...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_25</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td><td class="regperm">ro</td><td class="regrv">0x0</td><td class="regfn">VG_25</td><td class="regde"><p><p>For SRF25</p></p></td></table>
<br>
<table class="regdef" id="Reg_srf_26">
 <tr>
  <th class="regdef" colspan=5>
   <div>dpc_lpu_ss3_cmem_lcu.<a href="#Reg_srf_26">SRF_26</a> @ 0xc68</div>
   <div><p>VG Static RIF Config</p></div>
   <div>Reset default = 0x0, mask 0xffffffff</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="fname" colspan=16>VG_26...</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="fname" colspan=16>...VG_26</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">31:0</td>