Analysis & Synthesis report for FPGA
Fri Aug  1 17:33:28 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state
 12. State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|dpll_state
 14. State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Registers Added for RAM Pass-Through Logic
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_sad1:auto_generated
 23. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0|altsyncram_tgh1:auto_generated
 24. Source assignments for MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0|altsyncram_1qh1:auto_generated
 25. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_sad1:auto_generated
 26. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0|altsyncram_ugh1:auto_generated
 27. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_sad1:auto_generated
 28. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0|altsyncram_vgh1:auto_generated
 29. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_sad1:auto_generated
 30. Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0|altsyncram_sgh1:auto_generated
 31. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0|altsyncram_skh1:auto_generated
 32. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 33. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 34. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 35. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 36. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 37. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 38. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 39. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 40. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 41. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 42. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 43. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 44. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 45. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 46. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 47. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 48. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 49. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 50. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 51. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 52. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 53. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 54. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 55. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 56. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 57. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 58. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 59. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 60. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 61. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 62. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 63. Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated
 64. Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC
 66. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP
 67. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR
 68. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD
 69. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM
 70. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX
 71. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT
 72. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT
 73. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB
 74. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 75. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 76. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 77. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB
 78. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 79. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 80. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 81. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB
 82. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 83. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 84. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 85. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB
 86. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 87. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 88. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 89. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB
 90. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 91. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 92. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 93. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB
 94. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 95. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 96. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 97. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB
 98. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 99. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
100. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
101. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB
102. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
103. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
104. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
105. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB
106. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
107. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
108. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
109. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB
110. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
111. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
112. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
113. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT
114. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM
115. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD
116. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI
117. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP
118. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE
119. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller
120. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
121. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE
122. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller
123. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
124. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo
125. Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo
126. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0
127. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0
128. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0
129. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0
130. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0
131. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0
132. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0
133. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0
134. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0
135. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0
136. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
137. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
138. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
139. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
140. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
141. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
142. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
143. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
144. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
145. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
146. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
147. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
148. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
149. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
150. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
151. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
152. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
153. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
154. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
155. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
156. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
157. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
158. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
159. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
160. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
161. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
162. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
163. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
164. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
165. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
166. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
167. Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0
168. Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0
169. altpll Parameter Settings by Entity Instance
170. altsyncram Parameter Settings by Entity Instance
171. lpm_mult Parameter Settings by Entity Instance
172. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo"
173. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"
174. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART"
175. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM"
176. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX"
177. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"
178. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP"
179. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD"
180. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC"
181. Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP"
182. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT1"
183. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT0"
184. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_KEY"
185. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP"
186. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP"
187. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP"
188. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP"
189. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP"
190. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP"
191. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP"
192. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP"
193. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP"
194. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP"
195. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP"
196. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP"
197. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP"
198. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP"
199. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP"
200. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP"
201. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP"
202. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP"
203. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP"
204. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP"
205. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP"
206. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP"
207. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP"
208. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP"
209. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP"
210. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP"
211. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP"
212. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP"
213. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP"
214. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP"
215. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP"
216. Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP"
217. Port Connectivity Checks: "MCS4_CPU:U_MCS4_CPU"
218. Port Connectivity Checks: "PLL:U_PLL"
219. Post-Synthesis Netlist Statistics for Top Partition
220. Elapsed Time Per Partition
221. Analysis & Synthesis Messages
222. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug  1 17:33:27 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGA                                            ;
; Top-level Entity Name              ; FPGA_TOP                                        ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 31,997                                          ;
;     Total combinational functions  ; 27,629                                          ;
;     Dedicated logic registers      ; 9,601                                           ;
; Total registers                    ; 9601                                            ;
; Total pins                         ; 162                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,357,568                                       ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FPGA_TOP           ; FPGA               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; ../RTL/RISCV/riscv_top/riscv_top.v                             ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v                             ;         ;
; ../RTL/RISCV/mmRISC/mmRISC.v                                   ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v                                   ;         ;
; ../RTL/RISCV/mmRISC/bus_m_ahb.v                                ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/bus_m_ahb.v                                ;         ;
; ../RTL/RISCV/mmRISC/csr_mtime.v                                ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v                                ;         ;
; ../RTL/RISCV/cpu/cpu_top.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v                                     ;         ;
; ../RTL/RISCV/cpu/cpu_pipeline.v                                ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v                                ;         ;
; ../RTL/RISCV/cpu/cpu_fpu32.v                                   ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v                                   ;         ;
; ../RTL/RISCV/cpu/cpu_fetch.v                                   ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v                                   ;         ;
; ../RTL/RISCV/cpu/cpu_debug.v                                   ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_debug.v                                   ;         ;
; ../RTL/RISCV/cpu/cpu_datapath.v                                ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v                                ;         ;
; ../RTL/RISCV/cpu/cpu_csr_int.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v                                 ;         ;
; ../RTL/RISCV/cpu/cpu_csr_dbg.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v                                 ;         ;
; ../RTL/RISCV/cpu/cpu_csr.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr.v                                     ;         ;
; ../RTL/RISCV/debug/debug_top.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_top.v                                 ;         ;
; ../RTL/RISCV/debug/debug_dtm_jtag.v                            ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v                            ;         ;
; ../RTL/RISCV/debug/debug_dm.v                                  ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dm.v                                  ;         ;
; ../RTL/RISCV/debug/debug_cdc.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_cdc.v                                 ;         ;
; ../RTL/RISCV/int_gen/int_gen.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/int_gen/int_gen.v                                 ;         ;
; ../RTL/RISCV/port/port.v                                       ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/port/port.v                                       ;         ;
; ../RTL/RISCV/ram/rami.v                                        ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v                                        ;         ;
; ../RTL/RISCV/ram/ramd.v                                        ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/ramd.v                                        ;         ;
; ../RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v        ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v        ;         ;
; ../RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v  ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v  ;         ;
; ../RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v   ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v   ;         ;
; ../RTL/RISCV/i2c/i2c.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c.v                                         ;         ;
; ../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v            ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v            ;         ;
; ../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v          ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v          ;         ;
; ../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v            ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v            ;         ;
; ../RTL/RISCV/uart/uart.v                                       ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/uart.v                                       ;         ;
; ../RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v ;         ;
; ../RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v          ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v          ;         ;
; ../RTL/RISCV/spi/spi.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/spi.v                                         ;         ;
; ../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v                  ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v                  ;         ;
; ../RTL/RISCV/ahb_matrix/ahb_top.v                              ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v                              ;         ;
; ../RTL/RISCV/ahb_matrix/ahb_slave_port.v                       ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v                       ;         ;
; ../RTL/RISCV/ahb_matrix/ahb_master_port.v                      ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v                      ;         ;
; ../RTL/RISCV/ahb_matrix/ahb_interconnect.v                     ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v                     ;         ;
; ../RTL/RISCV/ahb_matrix/ahb_arb.v                              ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v                              ;         ;
; ../RTL/MCS4/mcs4_cpu.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v                                         ;         ;
; ../RTL/MCS4/mcs4_sys.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_sys.v                                         ;         ;
; ../RTL/MCS4/mcs4_rom.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_rom.v                                         ;         ;
; ../RTL/MCS4/mcs4_ram.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v                                         ;         ;
; ../RTL/MCS4/key_printer.v                                      ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/key_printer.v                                      ;         ;
; ../RTL/MCS4/mcs4_shifter.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_shifter.v                                     ;         ;
; ../RTL/FPGA_TOP/fpga_top.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v                                     ;         ;
; PLL.v                                                          ; yes             ; User Wizard-Generated File                            ; C:/MCS4_141PF/mcs4_system/FPGA/PLL.v                                                  ;         ;
; defines_core.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/MCS4_141PF/mcs4_system/rtl/riscv/common/defines_core.v                             ;         ;
; i2c_master_defines.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/MCS4_141PF/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v    ;         ;
; timescale.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/MCS4_141PF/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/timescale.v             ;         ;
; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom3          ; yes             ; Auto-Found Unspecified File                           ; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom3                                 ;         ;
; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom0          ; yes             ; Auto-Found Unspecified File                           ; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom0                                 ;         ;
; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom2          ; yes             ; Auto-Found Unspecified File                           ; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom2                                 ;         ;
; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom1          ; yes             ; Auto-Found Unspecified File                           ; /mcs4_141pf/mcs4_system/rtl/riscv/ram/mcs4_141pf.rom1                                 ;         ;
; /mcs4_141pf/mcs4_system/rtl/mcs4/4001.code                     ; yes             ; Auto-Found Unspecified File                           ; /mcs4_141pf/mcs4_system/rtl/mcs4/4001.code                                            ;         ;
; defines_chip.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/MCS4_141PF/mcs4_system/rtl/riscv/common/defines_chip.v                             ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal241.inc                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                 ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v                                        ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_sad1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_sad1.tdf                                 ;         ;
; db/altsyncram_tgh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_tgh1.tdf                                 ;         ;
; db/fpga.ram1_rami_b7b37edf.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MCS4_141PF/mcs4_system/FPGA/db/fpga.ram1_rami_b7b37edf.hdl.mif                     ;         ;
; db/decode_c7a.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/decode_c7a.tdf                                      ;         ;
; db/mux_s1b.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/mux_s1b.tdf                                         ;         ;
; db/altsyncram_1qh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_1qh1.tdf                                 ;         ;
; db/altsyncram_ugh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_ugh1.tdf                                 ;         ;
; db/fpga.ram2_rami_b7b37edf.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MCS4_141PF/mcs4_system/FPGA/db/fpga.ram2_rami_b7b37edf.hdl.mif                     ;         ;
; db/altsyncram_vgh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_vgh1.tdf                                 ;         ;
; db/fpga.ram3_rami_b7b37edf.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MCS4_141PF/mcs4_system/FPGA/db/fpga.ram3_rami_b7b37edf.hdl.mif                     ;         ;
; db/altsyncram_sgh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_sgh1.tdf                                 ;         ;
; db/FPGA.ram0_RAMI_b7b37edf.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif                     ;         ;
; db/altsyncram_skh1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_skh1.tdf                                 ;         ;
; db/fpga.ram0_mcs4_rom_99bf8623.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MCS4_141PF/mcs4_system/FPGA/db/fpga.ram0_mcs4_rom_99bf8623.hdl.mif                 ;         ;
; db/altsyncram_bl71.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_bl71.tdf                                 ;         ;
; lpm_mult.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; lpm_add_sub.inc                                                ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; multcore.inc                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; bypassff.inc                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; db/mult_ugs.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/MCS4_141PF/mcs4_system/FPGA/db/mult_ugs.tdf                                        ;         ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 31,997                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 27629                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 20604                                                                        ;
;     -- 3 input functions                    ; 4661                                                                         ;
;     -- <=2 input functions                  ; 2364                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 25659                                                                        ;
;     -- arithmetic mode                      ; 1970                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 9601                                                                         ;
;     -- Dedicated logic registers            ; 9601                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 162                                                                          ;
; Total memory bits                           ; 1357568                                                                      ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 8                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 9475                                                                         ;
; Total fan-out                               ; 143696                                                                       ;
; Average fan-out                             ; 3.78                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                            ; Entity Name          ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |FPGA_TOP                                                        ; 27629 (91)          ; 9601 (20)                 ; 1357568     ; 0          ; 8            ; 0       ; 4         ; 162  ; 0            ; 0          ; |FPGA_TOP                                                                                                                                                      ; FPGA_TOP             ; work         ;
;    |MCS4_CPU:U_MCS4_CPU|                                         ; 416 (416)           ; 156 (156)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU                                                                                                                                  ; MCS4_CPU             ; work         ;
;    |MCS4_SYS:U_MCS4_SYS|                                         ; 2675 (11)           ; 2513 (0)                  ; 46848       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS                                                                                                                                  ; MCS4_SYS             ; work         ;
;       |KEY_PRINTER:KEY_PRINTER|                                  ; 154 (152)           ; 169 (139)                 ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER                                                                                                          ; KEY_PRINTER          ; work         ;
;          |MCS4_SHIFTER:SHIFTER_KEY|                              ; 1 (1)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_KEY                                                                                 ; MCS4_SHIFTER         ; work         ;
;          |MCS4_SHIFTER:SHIFTER_PRT0|                             ; 1 (1)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT0                                                                                ; MCS4_SHIFTER         ; work         ;
;          |MCS4_SHIFTER:SHIFTER_PRT1|                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT1                                                                                ; MCS4_SHIFTER         ; work         ;
;          |altsyncram:prt_fifo_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0                                                                                ; altsyncram           ; work         ;
;             |altsyncram_1qh1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0|altsyncram_1qh1:auto_generated                                                 ; altsyncram_1qh1      ; work         ;
;       |MCS4_RAM:U_MCS4_RAM|                                      ; 2466 (177)          ; 2310 (0)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM                                                                                                              ; MCS4_RAM             ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 122 (122)           ; 101 (101)                 ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 61 (61)             ; 71 (71)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 102 (102)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 102 (102)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 101 (101)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 101 (101)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 101 (101)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 101 (101)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 60 (60)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP| ; 101 (101)           ; 82 (82)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP| ; 63 (63)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;          |MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP| ; 61 (61)             ; 68 (68)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP                                                        ; MCS4_RAM_CHIP        ; work         ;
;             |altsyncram:ram_ch_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_bl71:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ; altsyncram_bl71      ; work         ;
;       |MCS4_ROM:U_MCS4_ROM|                                      ; 44 (44)             ; 34 (34)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM                                                                                                              ; MCS4_ROM             ; work         ;
;          |altsyncram:rom_rtl_0|                                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0                                                                                         ; altsyncram           ; work         ;
;             |altsyncram_skh1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0|altsyncram_skh1:auto_generated                                                          ; altsyncram_skh1      ; work         ;
;    |PLL:U_PLL|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|PLL:U_PLL                                                                                                                                            ; PLL                  ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|PLL:U_PLL|altpll:altpll_component                                                                                                                    ; altpll               ; work         ;
;          |PLL_altpll:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                                          ; PLL_altpll           ; work         ;
;    |RISCV_TOP:U_RISCV_TOP|                                       ; 24447 (10)          ; 6912 (1)                  ; 1310720     ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP                                                                                                                                ; RISCV_TOP            ; work         ;
;       |AHB_MATRIX:U_AHB_MATRIX|                                  ; 1685 (0)            ; 167 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX                                                                                                        ; AHB_MATRIX           ; work         ;
;          |AHB_INTERCONNECT:U_AHB_INTERCONNECT|                   ; 216 (187)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT                                                                    ; AHB_INTERCONNECT     ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB                                 ; AHB_ARB              ; work         ;
;          |AHB_MASTER_PORT:U_AHB_MASTER_PORT|                     ; 519 (519)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT                                                                      ; AHB_MASTER_PORT      ; work         ;
;          |AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|                       ; 950 (950)           ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT                                                                        ; AHB_SLAVE_PORT       ; work         ;
;       |CSR_MTIME:U_CSR_MTIME|                                    ; 240 (240)           ; 291 (291)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME                                                                                                          ; CSR_MTIME            ; work         ;
;       |I2C:U_I2C0|                                               ; 297 (12)            ; 158 (5)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0                                                                                                                     ; I2C                  ; work         ;
;          |i2c_master_top:U_I2C_CORE|                             ; 285 (93)            ; 153 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE                                                                                           ; i2c_master_top       ; work         ;
;             |i2c_master_byte_ctrl:byte_controller|               ; 192 (55)            ; 99 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller                                                      ; i2c_master_byte_ctrl ; work         ;
;                |i2c_master_bit_ctrl:bit_controller|              ; 137 (137)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                   ; i2c_master_bit_ctrl  ; work         ;
;       |I2C:U_I2C1|                                               ; 297 (12)            ; 158 (5)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1                                                                                                                     ; I2C                  ; work         ;
;          |i2c_master_top:U_I2C_CORE|                             ; 285 (93)            ; 153 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE                                                                                           ; i2c_master_top       ; work         ;
;             |i2c_master_byte_ctrl:byte_controller|               ; 192 (55)            ; 99 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller                                                      ; i2c_master_byte_ctrl ; work         ;
;                |i2c_master_bit_ctrl:bit_controller|              ; 137 (137)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                   ; i2c_master_bit_ctrl  ; work         ;
;       |INT_GEN:U_INT_GEN|                                        ; 29 (29)             ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|INT_GEN:U_INT_GEN                                                                                                              ; INT_GEN              ; work         ;
;       |PORT:U_PORT|                                              ; 307 (307)           ; 390 (390)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|PORT:U_PORT                                                                                                                    ; PORT                 ; work         ;
;       |RAMD:U_RAMD|                                              ; 41 (41)             ; 73 (73)                   ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD                                                                                                                    ; RAMD                 ; work         ;
;          |altsyncram:s_mem_0_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_sad1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_sad1:auto_generated                                                            ; altsyncram_sad1      ; work         ;
;          |altsyncram:s_mem_1_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_sad1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_sad1:auto_generated                                                            ; altsyncram_sad1      ; work         ;
;          |altsyncram:s_mem_2_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_sad1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_sad1:auto_generated                                                            ; altsyncram_sad1      ; work         ;
;          |altsyncram:s_mem_3_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_sad1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_sad1:auto_generated                                                            ; altsyncram_sad1      ; work         ;
;       |RAMI:U_RAMI|                                              ; 57 (41)             ; 82 (74)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI                                                                                                                    ; RAMI                 ; work         ;
;          |altsyncram:s_mem_0_rtl_0|                              ; 4 (0)               ; 2 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_sgh1:auto_generated|                     ; 4 (0)               ; 2 (2)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0|altsyncram_sgh1:auto_generated                                                            ; altsyncram_sgh1      ; work         ;
;                |decode_c7a:decode2|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0|altsyncram_sgh1:auto_generated|decode_c7a:decode2                                         ; decode_c7a           ; work         ;
;          |altsyncram:s_mem_1_rtl_0|                              ; 4 (0)               ; 2 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_tgh1:auto_generated|                     ; 4 (0)               ; 2 (2)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0|altsyncram_tgh1:auto_generated                                                            ; altsyncram_tgh1      ; work         ;
;                |decode_c7a:decode2|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0|altsyncram_tgh1:auto_generated|decode_c7a:decode2                                         ; decode_c7a           ; work         ;
;          |altsyncram:s_mem_2_rtl_0|                              ; 4 (0)               ; 2 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_ugh1:auto_generated|                     ; 4 (0)               ; 2 (2)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0|altsyncram_ugh1:auto_generated                                                            ; altsyncram_ugh1      ; work         ;
;                |decode_c7a:decode2|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0|altsyncram_ugh1:auto_generated|decode_c7a:decode2                                         ; decode_c7a           ; work         ;
;          |altsyncram:s_mem_3_rtl_0|                              ; 4 (0)               ; 2 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0                                                                                           ; altsyncram           ; work         ;
;             |altsyncram_vgh1:auto_generated|                     ; 4 (0)               ; 2 (2)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0|altsyncram_vgh1:auto_generated                                                            ; altsyncram_vgh1      ; work         ;
;                |decode_c7a:decode2|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0|altsyncram_vgh1:auto_generated|decode_c7a:decode2                                         ; decode_c7a           ; work         ;
;       |SPI:U_SPI|                                                ; 166 (23)            ; 144 (13)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI                                                                                                                      ; SPI                  ; work         ;
;          |simple_spi_top:U_SPI_CORE|                             ; 143 (80)            ; 131 (57)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE                                                                                            ; simple_spi_top       ; work         ;
;             |fifo4:rfifo|                                        ; 32 (32)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo                                                                                ; fifo4                ; work         ;
;             |fifo4:wfifo|                                        ; 31 (31)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo                                                                                ; fifo4                ; work         ;
;       |UART:U_UART|                                              ; 149 (16)            ; 173 (24)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART                                                                                                                    ; UART                 ; work         ;
;          |sasc_brg:BRG|                                          ; 34 (34)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_brg:BRG                                                                                                       ; sasc_brg             ; work         ;
;          |sasc_top:TOP|                                          ; 99 (45)             ; 124 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP                                                                                                       ; sasc_top             ; work         ;
;             |sasc_fifo4:rx_fifo|                                 ; 26 (26)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo                                                                                    ; sasc_fifo4           ; work         ;
;             |sasc_fifo4:tx_fifo|                                 ; 28 (28)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo                                                                                    ; sasc_fifo4           ; work         ;
;       |ahb_lite_sdram:U_AHB_SDRAM|                               ; 287 (287)           ; 132 (132)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM                                                                                                     ; ahb_lite_sdram       ; work         ;
;       |mmRISC:U_MMRISC|                                          ; 20882 (0)           ; 5068 (0)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC                                                                                                                ; mmRISC               ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|        ; 168 (168)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD                                                                 ; BUS_M_AHB            ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|        ; 189 (189)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI                                                                 ; BUS_M_AHB            ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_DBGD|                            ; 85 (85)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD                                                                                     ; BUS_M_AHB            ; work         ;
;          |CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|                        ; 19506 (62)          ; 4213 (4)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP                                                                                 ; CPU_TOP              ; work         ;
;             |CPU_CSR:U_CPU_CSR|                                  ; 2094 (2094)         ; 777 (777)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR                                                               ; CPU_CSR              ; work         ;
;             |CPU_CSR_DBG:U_CPU_CSR_DBG|                          ; 859 (859)           ; 539 (539)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG                                                       ; CPU_CSR_DBG          ; work         ;
;             |CPU_CSR_INT:U_CPU_CSR_INT|                          ; 2337 (2337)         ; 535 (535)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT                                                       ; CPU_CSR_INT          ; work         ;
;             |CPU_DATAPATH:U_CPU_DATAPATH|                        ; 8774 (8682)         ; 1354 (1354)               ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH                                                     ; CPU_DATAPATH         ; work         ;
;                |lpm_mult:Mult0|                                  ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                                      ; lpm_mult             ; work         ;
;                   |mult_ugs:auto_generated|                      ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated              ; mult_ugs             ; work         ;
;             |CPU_DEBUG:U_CPU_DEBUG|                              ; 2921 (2921)         ; 158 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG                                                           ; CPU_DEBUG            ; work         ;
;             |CPU_FETCH:U_CPU_FETCH|                              ; 1208 (1208)         ; 672 (672)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH                                                           ; CPU_FETCH            ; work         ;
;             |CPU_PIPELINE:U_CPU_PIPELINE|                        ; 1251 (1251)         ; 174 (174)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE                                                     ; CPU_PIPELINE         ; work         ;
;          |DEBUG_TOP:U_DEBUG_TOP|                                 ; 934 (1)             ; 714 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP                                                                                          ; DEBUG_TOP            ; work         ;
;             |DEBUG_DM:U_DEBUG_DM|                                ; 501 (501)           ; 309 (309)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM                                                                      ; DEBUG_DM             ; work         ;
;             |DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|                    ; 432 (383)           ; 405 (233)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG                                                          ; DEBUG_DTM_JTAG       ; work         ;
;                |DEBUG_CDC:U_DEBUG_CDC_DMI_RD|                    ; 4 (4)               ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD                             ; DEBUG_CDC            ; work         ;
;                |DEBUG_CDC:U_DEBUG_CDC_DMI_WR|                    ; 45 (45)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR                             ; DEBUG_CDC            ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0|altsyncram_1qh1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888   ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                   ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0|altsyncram_skh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/FPGA.ram0_MCS4_ROM_99bf8623.hdl.mif ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                   ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                   ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                   ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                   ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0|altsyncram_sgh1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/FPGA.ram0_RAMI_b7b37edf.hdl.mif     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0|altsyncram_tgh1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/FPGA.ram1_RAMI_b7b37edf.hdl.mif     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0|altsyncram_ugh1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/FPGA.ram2_RAMI_b7b37edf.hdl.mif     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0|altsyncram_vgh1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/FPGA.ram3_RAMI_b7b37edf.hdl.mif     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |FPGA_TOP|PLL:U_PLL ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START     ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                    ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                    ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                    ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                    ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                    ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START     ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                    ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                    ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                    ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                    ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                    ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|dpll_state ;
+---------------+---------------+---------------+---------------+---------------------+
; Name          ; dpll_state.11 ; dpll_state.10 ; dpll_state.00 ; dpll_state.01       ;
+---------------+---------------+---------------+---------------+---------------------+
; dpll_state.01 ; 0             ; 0             ; 0             ; 0                   ;
; dpll_state.00 ; 0             ; 0             ; 1             ; 1                   ;
; dpll_state.10 ; 0             ; 1             ; 0             ; 1                   ;
; dpll_state.11 ; 1             ; 0             ; 0             ; 1                   ;
+---------------+---------------+---------------+---------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state ;
+--------------+--------------+--------------+------------------------------------------------------------------------------------+
; Name         ; dmi_state.10 ; dmi_state.00 ; dmi_state.11                                                                       ;
+--------------+--------------+--------------+------------------------------------------------------------------------------------+
; dmi_state.00 ; 0            ; 0            ; 0                                                                                  ;
; dmi_state.10 ; 1            ; 1            ; 0                                                                                  ;
; dmi_state.11 ; 0            ; 1            ; 1                                                                                  ;
+--------------+--------------+--------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RISCV_TOP:U_RISCV_TOP|INT_GEN:U_INT_GEN|irq_ext[1..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|wait_cycle[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|wait_cycle[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME|msoftirq[1..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][2]                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][2]                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|dbgabs_done_reg[3]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][3]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][2]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][1]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][3]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][2]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[2][3]                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_req                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_req_delay                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[5..11]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][30]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][29]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][28]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][27]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][26]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][25]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][24]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][23]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][22]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][21]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][20]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][19]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][18]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][17]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][16]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][14]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][13]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][12]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][11]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][10]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][9]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][8]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][7]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][6]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][5]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][4]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][3]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][2]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo0[0,1]            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[0][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[0][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[0][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[0][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[2][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[2][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[3][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[3][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[3][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[3][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[4][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[4][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[4][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[4][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[6][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[6][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[7][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[7][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[7][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[7][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[8][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[8][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[8][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[8][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[9][3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[9][2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[9][1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[9][0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[10][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[10][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[10][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[10][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[11][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[11][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[11][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[11][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[12][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[12][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[12][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[12][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[13][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[13][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[13][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[13][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[14][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[14][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[14][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[14][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[15][3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[15][2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[15][1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[15][0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll_lock_sync                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[1]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_hsize[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_hsize[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|spcr[4]                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_halt_req                                 ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_resume_req                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo1[0,1]            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|fetch_stop_1                                  ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|FETCH_STOP                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|wb_cyc_o                                                                                                       ; Merged with RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|wb_stb_o                                                                                                       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|wb_stb_o                                                                                                      ; Merged with RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|wb_cyc_o                                                                                                      ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|wb_stb_o                                                                                                      ; Merged with RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|wb_cyc_o                                                                                                      ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][1]                                               ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[0]                                                    ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][1]                                               ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[1]                                                    ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][1]                                               ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[2]                                                    ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[2]                                                                 ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                 ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[2]                                             ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[2..11,13,15..25,28..30]                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[0,1,12,14]                                       ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[27]                                              ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_hwrite_dphase                                           ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[27]                                              ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[26]                                              ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[27]                                              ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[4..30]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[4..30]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[0..2,4..6,8..10,15..30]                     ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[31]                                         ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[11]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                         ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[10,14,23]                                       ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[15]                                             ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[5,13,18,21,22]                                  ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[8,24]                                           ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[28]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[1,6,9,16,17,25]                                 ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[27]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[4]                                              ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[26]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[0,2,12,19]                                      ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[20]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[6,8,23..25,29]                        ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[3..5,13,14,22]                        ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[19]                                   ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[27]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[7,9..12,15,16,18,20]                  ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[26]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[1]                                    ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[17]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[12]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[13]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[5,7]                              ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[5..11]                            ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[5..11]                            ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[9]                                ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[6]                                ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[12]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[13]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[12]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[13]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[0]                                 ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                 ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[0]                                  ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[1]                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[27]                                              ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[28,30]                                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[20,26]                                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[27]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[17,27]                                ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[28]                                   ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                                ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ma_stage                                      ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_active_ma                                      ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[27,29]                                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[21,26,30]                             ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[13]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[12]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[5..9,11]                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                               ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][0]                                                ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][1]                                                ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; Merged with RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; Merged with RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[13]                                  ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[12]                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[13]                               ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[12]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[5..9,11]                          ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                               ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[14]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[13]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[6]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[6]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[6]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[6]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[7]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[7]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|opa[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[6][0]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[2][0]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[5][0]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[1][0]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[5][1]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[1][1]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[5][2]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[1][2]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[6][3]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[2][3]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[5][3]                                                                                     ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_in_sync[1][3]                                                                                     ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync2                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync2                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[5]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[5]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[4]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[4]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_sync1                                      ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_sync1                                      ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[0]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[1]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[2]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[3]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[4]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|reset_addr_count[5]                              ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[3]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[3]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[0]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[0]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[1]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[1]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[2]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[2]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[3]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[3]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[4]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[4]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src[5]                                           ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src[5]                                           ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT1|sck_delay                                                                ; Merged with MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT0|sck_delay                                                                ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[2]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[2]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|src_get                                          ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|src_get                                          ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[1]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[1]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[0]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[0]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|state[7]                                         ; Merged with MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|state[7]                                         ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[13,31]                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]                                 ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[0,1]                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0,1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][0]          ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1]          ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[1][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[2][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[3][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[4][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[5][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[6][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[7][1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][0]          ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][1]          ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][0]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                         ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|hold_reg[9]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][1]          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                                               ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_dphase                                                  ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[0]                                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_dphase                                                                      ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[2]                                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hwrite_dphase                                                               ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[2]                                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hwrite_dphase                                           ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[0]                                                  ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[1]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][1]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                             ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][1]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[1]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][1]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[1]                                                             ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][1]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][0]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[0]                                                             ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][0]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[0]                                                             ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][0]                                                ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[0]                                         ; Merged with RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][0]                                                ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[1]                                                   ; Merged with RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_dphase                                                  ;
; RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|dpll_state~8                                                                                    ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|dpll_state~9                                                                                    ; Lost fanout                                                                                                                                                ;
; RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME|dphase_addr[5..7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_haddr[28..30]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_haddr[29,30]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; Total Number of Removed Registers = 1395                                                                                                       ;                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]             ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1],                                          ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][1],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][1]  ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]             ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2],                                          ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][2],                                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_haddr[28],                                                                                  ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_haddr[29],                                                                                  ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_haddr[30],                                                                                  ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_haddr[29],                                                                                  ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_haddr[30]                                                                                   ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_req    ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_req_delay,                       ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_halt_req,                        ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|stby_resume_req,                      ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|fetch_stop_1,                         ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|FETCH_STOP,                           ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0],                         ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0],                          ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0],                               ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0],                        ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                   ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]              ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_hsize[2],                                                                                   ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_hsize[2],                                                                                   ;
;                                                                                                              ;                           ; RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                                          ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1] ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10],                      ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                               ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[1],                                            ;
;                                                                                                              ; due to stuck port data_in ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0]                                             ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]             ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                                       ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                        ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                           ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                    ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                        ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]       ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                        ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]           ; Stuck at GND              ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[1]              ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9601  ;
; Number of registers using Synchronous Clear  ; 174   ;
; Number of registers using Synchronous Load   ; 457   ;
; Number of registers using Asynchronous Clear ; 6942  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8307  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[0]                                                                                                    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[1]                                                                                                    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[2]                                                                                                    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[3]                                                                                                    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|TDO_D                                          ; 1       ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[2]                                           ; 1       ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[0]                                           ; 1       ;
; RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[1]                                           ; 1       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_tap_tck[0]                                  ; 11      ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck[4]                               ; 9       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[1]                               ; 2       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[1]                               ; 4       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[7]                                                                                                    ; 1       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[0]                               ; 2       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[0]                               ; 4       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[2]                               ; 2       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[2]                               ; 4       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[4]                                                                                                    ; 1       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[6]                                                                                                    ; 1       ;
; RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|spcs[5]                                                                                                    ; 1       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                               ; 2       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                               ; 4       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[9]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[1]                                                                         ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[9]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[1]                                                                         ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[15]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[7]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[15]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[7]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[8]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[0]                                                                         ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[8]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[0]                                                                         ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[10]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[2]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[10]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[2]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[12]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[4]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[12]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[4]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[11]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[3]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[11]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[3]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[14]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[6]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[14]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[6]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[13]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[5]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[13]                                                                        ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[5]                                                                         ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA    ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2] ; 1       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2] ; 1       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2] ; 1       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0] ; 2       ;
; RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2] ; 1       ;
; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|havereset[0]                                               ; 3       ;
; Total number of inverted registers = 81                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                    ; Megafunction                                                                                               ; Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_rdata_1[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_1_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_rdata_1[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_1_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_rdata_2[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_2_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_rdata_2[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_2_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_rdata_3[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_3_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_rdata_3[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_3_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_rdata_0[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_0_rtl_0                                                            ; RAM  ;
; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_rdata_0[0..7]                                                            ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_0_rtl_0                                                            ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|rom_rdata[0..7]                                                          ; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|rom_rtl_0                                                          ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rdata[0..3] ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                         ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; Register Name                                                         ; RAM Name                                                   ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[0]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[1]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[2]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[3]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[4]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[5]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[6]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[7]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[8]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[9]  ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[10] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[11] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[12] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[13] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[14] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[15] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[16] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[17] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[18] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[19] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[20] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[21] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[22] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[23] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[24] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[25] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[26] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[27] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[28] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[29] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[30] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[31] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[32] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[33] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[34] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[35] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[36] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[37] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[38] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0_bypass[39] ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0 ;
+-----------------------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|txf_empty_r                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][1]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][0]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[6][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[7][1]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[8][2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[9][0]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[0]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hwrite_dphase                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[12]                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_sft_tck[1]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|hold_reg[1]                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|dat_o[3]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo|wp[0]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|ready_count[3]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|ready_count[3]                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbaddr[3]                                                         ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_addr_ma[2]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_out[28]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|quotient_out[9]                                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_WDATA_internal[1]                                          ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[25]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_tick_count[2]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_clkcnt[2]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|ctr[7]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|txr[2]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|ctr[3]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|txr[6]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_brg:BRG|br_cnt[7]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_brg:BRG|cnt[0]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|if_jump                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[0][19]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[1][5]                                        ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[2][23]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[3][17]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][21]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[5][24]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[6][18]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[7][2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[2]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_seq[0]                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_reload[0]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dcsr_stoptime                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[3]                                                 ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[26]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtvec[30]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mscratch[6]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_tselect[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[0][25]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[1][31]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[0][4]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[1][8]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[0][8]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[1][6]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[2][26]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[3][6]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[4][22]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[5][9]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[6][24]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[7][29]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_dc[1]                                                                                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[0][8]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[1][0]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[2][12]                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[3][10]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[2]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[1][24]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|acc[2]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[2]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[3]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[1]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|opa[0]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|opa[2]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|rp[1]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|wp[0]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_brg:BRG|ps[6]                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|port_out[0][2]                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rdata[8]                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[4]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[0][30]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[1]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|cr[6]                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|wb_dat_o[3]                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|wb_dat_o[0]                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|cr[1]                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|cr[6]                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|wb_dat_o[4]                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|wb_dat_o[6]                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|cr[2]                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|tx_bit_cnt[3]                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[13]                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lrsvd_addr[4]                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[28]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[3]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_issue[1]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[20]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_wp_body[0]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME|mtime[25]                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[15]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened_sign                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstret[3]                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME|mtimeh[23]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|rx_bit_cnt[1]                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycleh[5]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstreth[30]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|tcnt[1]                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|idcode_sft_tck[25]                                    ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|user_sft_tck[25]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycle[4]                                              ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[13]                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[25]                                                                                         ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|UART:U_UART|div0[0]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[8]                                                  ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_sft_tck[16]                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[24]                                      ;
; 4:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst2[3]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[1][8]                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[2][24]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[3][5]                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[4][2]                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[5][29]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[6][9]                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[7][17]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[8][23]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[9][31]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[10][14]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[11][28]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[12][8]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[13][20]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[14][7]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[15][28]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[16][18]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[17][21]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[18][24]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[19][2]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[20][28]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[21][13]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[22][9]                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[23][27]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[24][10]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[25][10]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[26][13]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[27][14]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[28][28]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[29][16]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[30][13]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[31][10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[9]                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_body[3]                                     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[7]                                              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_count[1]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|bcnt[2]                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|treg[7]                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_dphase_hsize[0]                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_dphase_haddr[1]                                                                                               ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|repeat_cnt[1]                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|wb_adr_o[1]                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|wb_adr_o[1]                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|wb_adr_o[1]                                                                                                       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[18]                                                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|DBGABS_GPR_RDATA[2]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|PORT:U_PORT|dphase_addr[4]                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|INT_GEN:U_INT_GEN|dphase_addr[0]                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|INT_GEN:U_INT_GEN|dphase_addr[6]                                                                                            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[25]                                                                                    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_n[2]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[8]                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[2]                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|cmderr[1]                                                         ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[21]                                                                                    ;
; 19:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[14]                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[5]                                              ;
; 68:1               ; 16 bits   ; 720 LEs       ; 32 LEs               ; 688 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[5]                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[12]                                                             ;
; 13:1               ; 20 bits   ; 160 LEs       ; 140 LEs              ; 20 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[27]                                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[0]                                                              ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[13]                                         ;
; 13:1               ; 20 bits   ; 160 LEs       ; 140 LEs              ; 20 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[16]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[3]                                          ;
; 68:1               ; 3 bits    ; 135 LEs       ; 9 LEs                ; 126 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[1]                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[3]                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_1stld                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[0]                                      ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtval[2]                                               ;
; 16:1               ; 30 bits   ; 300 LEs       ; 180 LEs              ; 120 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mepc[8]                                                ;
; 16:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_mul_func[2]                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_mul_func[0]                                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[28]                                        ;
; 20:1               ; 30 bits   ; 390 LEs       ; 330 LEs              ; 60 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[12]                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[0]                                   ;
; 19:1               ; 14 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[24]                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[15]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[6]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[8]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[4]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[11]                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[2]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmird_wr_data[24]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector81                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_data[26]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[7][3]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[8][0]                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[2][31]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_ADDR[10]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[31]                                              ;
; 3:1                ; 37 bits   ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize[0][1]                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HADDR[18]                                                  ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[1][23]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dbgabs_arg1_incr[0]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|div_count                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[5][6]                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|Mux4                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[24]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|data_o_src[0]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|DATA_O[0]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|data_o_rom[3]                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_status[9]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|rom.raddr_a[10]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_wdata[2]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|r                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|r                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|r                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector29                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|r                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[9][3]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[14]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|WB_FPU_LD_DATA[12]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_WDATA[8]                                                              ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux0                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_ADDR[1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][10]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][9]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][20]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][18]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][24]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][31]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][4]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][7]                                                      ;
; 5:1                ; 33 bits   ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata2[22]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|c_mcs4_data_i[0]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|s_mcs4_data_i[3]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|pc_next[10]                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|pc_next[0]                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_wdata[14]                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|Mux12                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|Mux19                                                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[9][0]                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_SIZE[0]                                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[8]                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[0][24]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[2][2]                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[3][30]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[4][21]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[5][1]                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[6][20]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[7][7]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[8][5]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                               ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux8                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux9                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux18                                                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux3                                                   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[6][26]                                                     ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[20]                               ;
; 5:1                ; 33 bits   ; 99 LEs        ; 66 LEs               ; 33 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_temp                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mux108                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[20]                                                  ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[1][22]                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[0][0]                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSEL[0]                                                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[2][27]                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[3][17]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[5][1]                                                       ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |FPGA_TOP|MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|data_o_port[0]                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[5]                                               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Selector32                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|data_o_rom_addr[2]                                                                                                            ;
; 19:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_WDATA[28]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|Mux29                                                                                                                         ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][27]                                                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][8]                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][2]                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[30]                              ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[5]                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[6]                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[25]                              ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[28]                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[8]                               ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector75                                                                                       ;
; 256:1              ; 30 bits   ; 5100 LEs      ; 60 LEs               ; 5040 LEs               ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector48                                             ;
; 16:1               ; 15 bits   ; 150 LEs       ; 45 LEs               ; 105 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector11                                             ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_WDATA[13]                                 ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSB[10]                                      ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSA[16]                                      ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |FPGA_TOP|MCS4_CPU:U_MCS4_CPU|Selector3                                                                                                                     ;
; 37:1               ; 31 bits   ; 744 LEs       ; 713 LEs              ; 31 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busY[5]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src2[12]                                  ;
; 13:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|jump_target_cj                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[13]                                          ;
; 14:1               ; 20 bits   ; 180 LEs       ; 140 LEs              ; 40 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[22]                                          ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[5]                                           ;
; 14:1               ; 29 bits   ; 261 LEs       ; 29 LEs               ; 232 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|DBG_DPC_SAVE                                     ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_CMP_FUNC[1]                                   ;
; 17:1               ; 5 bits    ; 55 LEs        ; 10 LEs               ; 45 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src1[1]                                   ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src2[2]                                   ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[25]                              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[0]                               ;
; 24:1               ; 15 bits   ; 240 LEs       ; 75 LEs               ; 165 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector31                                             ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[9]                               ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[2]                               ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[6]                                   ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[5]                                   ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[2]                                   ;
; 26:1               ; 26 bits   ; 442 LEs       ; 416 LEs              ; 26 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[25]                                     ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[0]                                      ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[3]                                      ;
; 26:1               ; 26 bits   ; 442 LEs       ; 416 LEs              ; 26 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[29]                                     ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[0]                                      ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[7]                                      ;
; 25:1               ; 3 bits    ; 48 LEs        ; 9 LEs                ; 39 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[0]                                   ;
; 49:1               ; 8 bits    ; 256 LEs       ; 96 LEs               ; 160 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[9]                                ;
; 50:1               ; 7 bits    ; 231 LEs       ; 77 LEs               ; 154 LEs                ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[20]                               ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[5]                                ;
; 51:1               ; 4 bits    ; 136 LEs       ; 48 LEs               ; 88 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[25]                               ;
; 52:1               ; 2 bits    ; 68 LEs        ; 26 LEs               ; 42 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[28]                               ;
; 48:1               ; 2 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[3]                                ;
; 66:1               ; 4 bits    ; 176 LEs       ; 168 LEs              ; 8 LEs                  ; No         ; |FPGA_TOP|RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|intctrl_lvl[3]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_sad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0|altsyncram_tgh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0|altsyncram_1qh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_sad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0|altsyncram_ugh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_sad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0|altsyncram_vgh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_sad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0|altsyncram_sgh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0|altsyncram_skh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0|altsyncram_bl71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 8333333               ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 200                   ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 25000000              ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                    ;
; SLAVES         ; 10    ; Signed Integer                                                    ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                        ;
; SLAVES         ; 10    ; Signed Integer                                                                                        ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                           ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                           ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                   ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; SLAVES         ; 10    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM ;
+-------------------+-------+-------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                              ;
+-------------------+-------+-------------------------------------------------------------------+
; ADDR_BITS         ; 13    ; Signed Integer                                                    ;
; ROW_BITS          ; 13    ; Signed Integer                                                    ;
; COL_BITS          ; 10    ; Signed Integer                                                    ;
; DQ_BITS           ; 16    ; Signed Integer                                                    ;
; DM_BITS           ; 2     ; Signed Integer                                                    ;
; BA_BITS           ; 2     ; Signed Integer                                                    ;
; SADDR_BITS        ; 25    ; Signed Integer                                                    ;
; DELAY_nCKE        ; 20    ; Signed Integer                                                    ;
; DELAY_tREF        ; 390   ; Signed Integer                                                    ;
; DELAY_tRP         ; 0     ; Signed Integer                                                    ;
; DELAY_tRFC        ; 2     ; Signed Integer                                                    ;
; DELAY_tMRD        ; 0     ; Signed Integer                                                    ;
; DELAY_tRCD        ; 0     ; Signed Integer                                                    ;
; DELAY_tCAS        ; 0     ; Signed Integer                                                    ;
; DELAY_afterREAD   ; 0     ; Signed Integer                                                    ;
; DELAY_afterWRITE  ; 2     ; Signed Integer                                                    ;
; COUNT_initAutoRef ; 2     ; Signed Integer                                                    ;
+-------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; RAM_SIZE       ; 32768 ; Signed Integer                                        ;
; RAM_ADDR       ; 15    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; RAM_SIZE       ; 131072 ; Signed Integer                                       ;
; RAM_ADDR       ; 17     ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; START_BIT      ; 0     ; Unsigned Binary                                                    ;
; STOP_BIT       ; 1     ; Unsigned Binary                                                    ;
; IDLE_BIT       ; 1     ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                     ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                     ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                     ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                     ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                     ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                      ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                           ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                           ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                           ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                           ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                           ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                           ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                           ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                           ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                           ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                           ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                           ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                           ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                           ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                           ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                     ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                     ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                     ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                     ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                     ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                      ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                           ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                           ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                           ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                           ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                           ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                           ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                           ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                           ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                           ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                           ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                           ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                           ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                           ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                           ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                           ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                         ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sad1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0 ;
+------------------------------------+------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                              ; Type                              ;
+------------------------------------+------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                           ;
; WIDTH_A                            ; 8                                  ; Untyped                           ;
; WIDTHAD_A                          ; 15                                 ; Untyped                           ;
; NUMWORDS_A                         ; 32768                              ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WIDTH_B                            ; 8                                  ; Untyped                           ;
; WIDTHAD_B                          ; 15                                 ; Untyped                           ;
; NUMWORDS_B                         ; 32768                              ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; INIT_FILE                          ; db/FPGA.ram1_RAMI_b7b37edf.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_tgh1                    ; Untyped                           ;
+------------------------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 23                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 23                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1qh1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                         ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sad1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0 ;
+------------------------------------+------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                              ; Type                              ;
+------------------------------------+------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                           ;
; WIDTH_A                            ; 8                                  ; Untyped                           ;
; WIDTHAD_A                          ; 15                                 ; Untyped                           ;
; NUMWORDS_A                         ; 32768                              ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WIDTH_B                            ; 8                                  ; Untyped                           ;
; WIDTHAD_B                          ; 15                                 ; Untyped                           ;
; NUMWORDS_B                         ; 32768                              ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; INIT_FILE                          ; db/FPGA.ram2_RAMI_b7b37edf.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ugh1                    ; Untyped                           ;
+------------------------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                         ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sad1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0 ;
+------------------------------------+------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                              ; Type                              ;
+------------------------------------+------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                           ;
; WIDTH_A                            ; 8                                  ; Untyped                           ;
; WIDTHAD_A                          ; 15                                 ; Untyped                           ;
; NUMWORDS_A                         ; 32768                              ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WIDTH_B                            ; 8                                  ; Untyped                           ;
; WIDTHAD_B                          ; 15                                 ; Untyped                           ;
; NUMWORDS_B                         ; 32768                              ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; INIT_FILE                          ; db/FPGA.ram3_RAMI_b7b37edf.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vgh1                    ; Untyped                           ;
+------------------------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                         ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sad1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0 ;
+------------------------------------+------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                              ; Type                              ;
+------------------------------------+------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                           ;
; WIDTH_A                            ; 8                                  ; Untyped                           ;
; WIDTHAD_A                          ; 15                                 ; Untyped                           ;
; NUMWORDS_A                         ; 32768                              ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                           ;
; WIDTH_B                            ; 8                                  ; Untyped                           ;
; WIDTHAD_B                          ; 15                                 ; Untyped                           ;
; NUMWORDS_B                         ; 32768                              ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                           ;
; INIT_FILE                          ; db/FPGA.ram0_RAMI_b7b37edf.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_sgh1                    ; Untyped                           ;
+------------------------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                  ; Type                            ;
+------------------------------------+----------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                         ;
; WIDTH_A                            ; 8                                      ; Untyped                         ;
; WIDTHAD_A                          ; 12                                     ; Untyped                         ;
; NUMWORDS_A                         ; 4096                                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                         ;
; WIDTH_B                            ; 8                                      ; Untyped                         ;
; WIDTHAD_B                          ; 12                                     ; Untyped                         ;
; NUMWORDS_B                         ; 4096                                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                         ;
; BYTE_SIZE                          ; 8                                      ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                         ;
; INIT_FILE                          ; db/FPGA.ram0_MCS4_ROM_99bf8623.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                         ;
; DEVICE_FAMILY                      ; MAX 10                                 ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_skh1                        ; Untyped                         ;
+------------------------------------+----------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bl71      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                              ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:U_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 42                                                                                                                    ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 23                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 23                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                              ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_2_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_3_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_0_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                           ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                               ;
; Entity Instance                       ; RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                                                              ;
;     -- LPM_WIDTHB                     ; 33                                                                                                              ;
;     -- LPM_WIDTHP                     ; 66                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|UART:U_UART"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; CTS  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RTS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; SI_Endian ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX" ;
+-------------------------+-------+----------+------------------------------+
; Port                    ; Type  ; Severity ; Details                      ;
+-------------------------+-------+----------+------------------------------+
; M_PRIORITY[0][1]        ; Input ; Info     ; Stuck at GND                 ;
; M_PRIORITY[0][0]        ; Input ; Info     ; Stuck at VCC                 ;
; M_PRIORITY[1][1]        ; Input ; Info     ; Stuck at VCC                 ;
; M_PRIORITY[1][0]        ; Input ; Info     ; Stuck at GND                 ;
; M_PRIORITY[2]           ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[0][29..28] ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[0][26..25] ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[0][23..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[0][31]     ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[0][30]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[0][27]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[0][24]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[1][30..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[1][31]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[2][30..28] ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[2][26..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[2][31]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[2][27]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[3][30..29] ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[3][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[3][31]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[3][28]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[4][28..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[4][31]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[4][30]     ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[4][29]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[5][29..28] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[5][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[5][31]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[5][30]     ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[6][31..30] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[6][29..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[7][31..30] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[7][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[7][29]     ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[7][28]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[8][31..30] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[8][27..9]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[8][7..0]   ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[8][29]     ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_BASE[8][28]     ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[8][8]      ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[9][31..29] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_BASE[9][28..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[0][31..5]  ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[0][4..0]   ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[1][31..27] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[1][26..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[2][31..27] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[2][26..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[3][31..28] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[3][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[4][31..28] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[4][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[5][31..28] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[5][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[6][31..28] ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[6][27..0]  ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[7][31..8]  ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[7][7..0]   ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[8][31..8]  ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[8][7..0]   ; Input ; Info     ; Stuck at GND                 ;
; S_HADDR_MASK[9][31..8]  ; Input ; Info     ; Stuck at VCC                 ;
; S_HADDR_MASK[9][7..0]   ; Input ; Info     ; Stuck at GND                 ;
+-------------------------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------+
; DEBUG_MODE_EMPTY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; HART_ID ; Input ; Info     ; Stuck at GND                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; WR_DATA[0] ; Input ; Info     ; Stuck at GND                                                                                                         ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC"                                                                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; STBY_REQ                    ; Input  ; Info     ; Stuck at GND                                                                        ;
; STBY_ACK                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SRSTn_OUT                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RTCK                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RESET_VECTOR[0][30..29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][27..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][31]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RESET_VECTOR[0][28]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE                ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[10..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[24..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[28]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[29..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[23..21] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[19..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[7..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[30]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[20]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[10]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV_TOP:U_RISCV_TOP"                                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; GPIO1_O[31..29]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO1_O[25..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO1_OE[31..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO1_OE[25..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO2_O[31..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO2_OE[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO5_O[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIO5_OE[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT1"                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; SDO     ; Output ; Info     ; Explicitly unconnected                                                              ;
; Q[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_PRT0"              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_KEY" ;
+------+--------+----------+-----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                               ;
+------+--------+----------+-----------------------------------------------------------------------+
; SDO  ; Output ; Info     ; Explicitly unconnected                                                ;
; OE   ; Input  ; Info     ; Stuck at VCC                                                          ;
+------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; P0   ; Input ; Info     ; Stuck at GND                                                                                    ;
; P1   ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MCS4_CPU:U_MCS4_CPU"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:U_PLL"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 162                         ;
; cycloneiii_ff         ; 9601                        ;
;     CLR               ; 918                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SCLR SLD      ; 28                          ;
;     CLR SLD           ; 39                          ;
;     ENA               ; 2370                        ;
;     ENA CLR           ; 5505                        ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA CLR SCLR SLD  ; 18                          ;
;     ENA CLR SLD       ; 350                         ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 31                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 14                          ;
;     plain             ; 225                         ;
; cycloneiii_io_obuf    ; 110                         ;
; cycloneiii_lcell_comb ; 27637                       ;
;     arith             ; 1970                        ;
;         2 data inputs ; 774                         ;
;         3 data inputs ; 1196                        ;
;     normal            ; 25667                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 1460                        ;
;         3 data inputs ; 3465                        ;
;         4 data inputs ; 20604                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 319                         ;
;                       ;                             ;
; Max LUT depth         ; 64.00                       ;
; Average LUT depth     ; 25.13                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Aug  1 17:28:22 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/riscv_top/riscv_top.v
    Info (12023): Found entity 1: RISCV_TOP File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/riscv_top/slaves_ahb.v
    Info (12023): Found entity 1: SLAVES_AHB File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/slaves_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/mmrisc/mmrisc.v
    Info (12023): Found entity 1: mmRISC File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/mmrisc/bus_m_ahb.v
    Info (12023): Found entity 1: BUS_M_AHB File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/bus_m_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/mmrisc/csr_mtime.v
    Info (12023): Found entity 1: CSR_MTIME File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_top.v
    Info (12023): Found entity 1: CPU_TOP File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_pipeline.v
    Info (12023): Found entity 1: CPU_PIPELINE File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_fpu32.v
    Info (12023): Found entity 1: CPU_FPU32 File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_fetch.v
    Info (12023): Found entity 1: CPU_FETCH File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_debug.v
    Info (12023): Found entity 1: CPU_DEBUG File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_debug.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_datapath.v
    Info (12023): Found entity 1: CPU_DATAPATH File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_csr_int.v
    Info (12023): Found entity 1: CPU_CSR_INT File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_csr_dbg.v
    Info (12023): Found entity 1: CPU_CSR_DBG File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/cpu/cpu_csr.v
    Info (12023): Found entity 1: CPU_CSR File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/debug/debug_top.v
    Info (12023): Found entity 1: DEBUG_TOP File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_top.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/debug/debug_dtm_jtag.v
    Info (12023): Found entity 1: DEBUG_DTM_JTAG File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/debug/debug_dm.v
    Info (12023): Found entity 1: DEBUG_DM File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dm.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/debug/debug_cdc.v
    Info (12023): Found entity 1: DEBUG_CDC File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_cdc.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/int_gen/int_gen.v
    Info (12023): Found entity 1: INT_GEN File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/int_gen/int_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/port/port.v
    Info (12023): Found entity 1: PORT File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/port/port.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ram/rami.v
    Info (12023): Found entity 1: RAMI File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ram/ramd.v
    Info (12023): Found entity 1: RAMD File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/ramd.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 78
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/i2c/i2c.v
    Info (12023): Found entity 1: I2C File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/uart/uart.v
    Info (12023): Found entity 1: UART File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
    Info (12023): Found entity 1: simple_spi_top File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/fifo4.v
    Info (12023): Found entity 1: fifo4 File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/spi/spi.v
    Info (12023): Found entity 1: SPI File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/spi.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_sdram/logic/ahb_lite_sdram.v
    Info (12023): Found entity 1: ahb_lite_sdram File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_matrix/ahb_top.v
    Info (12023): Found entity 1: AHB_MATRIX File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_matrix/ahb_slave_port.v
    Info (12023): Found entity 1: AHB_SLAVE_PORT File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_matrix/ahb_master_port.v
    Info (12023): Found entity 1: AHB_MASTER_PORT File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_matrix/ahb_interconnect.v
    Info (12023): Found entity 1: AHB_INTERCONNECT File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /mcs4_141pf/mcs4_system/rtl/riscv/ahb_matrix/ahb_arb.v
    Info (12023): Found entity 1: AHB_ARB File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 16
    Info (12023): Found entity 2: AHB_ARB_RB File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/mcs4_cpu.v
    Info (12023): Found entity 1: MCS4_CPU File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/mcs4_sys.v
    Info (12023): Found entity 1: MCS4_SYS File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_sys.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/mcs4_rom.v
    Info (12023): Found entity 1: MCS4_ROM File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_rom.v Line: 45
Info (12021): Found 2 design units, including 2 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/mcs4_ram.v
    Info (12023): Found entity 1: MCS4_RAM File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 21
    Info (12023): Found entity 2: MCS4_RAM_CHIP File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/key_printer.v
    Info (12023): Found entity 1: KEY_PRINTER File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/key_printer.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/mcs4/mcs4_shifter.v
    Info (12023): Found entity 1: MCS4_SHIFTER File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_shifter.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mcs4_141pf/mcs4_system/rtl/fpga_top/fpga_top.v
    Info (12023): Found entity 1: FPGA_TOP File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 293
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/MCS4_141PF/mcs4_system/FPGA/PLL.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(100): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 100
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(117): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(120): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 120
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(252): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 252
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(254): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 254
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(255): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 255
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(256): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 256
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(258): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 258
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(259): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 259
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(261): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 261
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(262): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 262
Info (12127): Elaborating entity "FPGA_TOP" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U_PLL" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 376
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component" File: C:/MCS4_141PF/mcs4_system/FPGA/PLL.v Line: 112
Info (12130): Elaborated megafunction instantiation "PLL:U_PLL|altpll:altpll_component" File: C:/MCS4_141PF/mcs4_system/FPGA/PLL.v Line: 112
Info (12133): Instantiated megafunction "PLL:U_PLL|altpll:altpll_component" with the following parameter: File: C:/MCS4_141PF/mcs4_system/FPGA/PLL.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8333333"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "200"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "MCS4_CPU" for hierarchy "MCS4_CPU:U_MCS4_CPU" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 515
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(217): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 217
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(218): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 218
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(227): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 227
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(228): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 228
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(237): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 237
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(246): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 246
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(247): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 247
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(248): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 248
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(249): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 249
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(250): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 250
Warning (10935): Verilog HDL Casex/Casez warning at mcs4_cpu.v(251): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 251
Warning (10240): Verilog HDL Always Construct warning at mcs4_cpu.v(328): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_cpu.v Line: 328
Info (12128): Elaborating entity "MCS4_SYS" for hierarchy "MCS4_SYS:U_MCS4_SYS" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 552
Info (12128): Elaborating entity "MCS4_ROM" for hierarchy "MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM" File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_sys.v Line: 167
Warning (10850): Verilog HDL warning at mcs4_rom.v(77): number of words (1280) in memory file does not match the number of elements in the address range [0:4095] File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_rom.v Line: 77
Info (12128): Elaborating entity "MCS4_RAM" for hierarchy "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM" File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_sys.v Line: 186
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_o" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "port_out" into its bus
Info (12128): Elaborating entity "MCS4_RAM_CHIP" for hierarchy "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP" File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at mcs4_ram.v(262): object "ram_ch_re" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at mcs4_ram.v(295): object "ram_st_re" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 295
Info (12128): Elaborating entity "KEY_PRINTER" for hierarchy "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER" File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_sys.v Line: 209
Info (12128): Elaborating entity "MCS4_SHIFTER" for hierarchy "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|MCS4_SHIFTER:SHIFTER_KEY" File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/key_printer.v Line: 148
Info (12128): Elaborating entity "RISCV_TOP" for hierarchy "RISCV_TOP:U_RISCV_TOP" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 756
Info (12128): Elaborating entity "mmRISC" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 421
Info (12128): Elaborating entity "DEBUG_TOP" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 289
Info (12128): Elaborating entity "DEBUG_DTM_JTAG" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_top.v Line: 220
Info (12128): Elaborating entity "DEBUG_CDC" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v Line: 308
Info (12128): Elaborating entity "DEBUG_DM" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_top.v Line: 285
Info (12128): Elaborating entity "CPU_TOP" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 376
Info (12128): Elaborating entity "CPU_FETCH" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 404
Info (12128): Elaborating entity "CPU_DATAPATH" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 504
Info (12128): Elaborating entity "CPU_PIPELINE" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 628
Warning (10036): Verilog HDL or VHDL warning at cpu_pipeline.v(215): object "stby_req_rise" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 215
Warning (10762): Verilog HDL Case Statement warning at cpu_pipeline.v(1384): can't check case statement for completeness because the case expression has too many possible states File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1384
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1874): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1874
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1941): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v Line: 1941
Info (12128): Elaborating entity "CPU_CSR" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 717
Info (12128): Elaborating entity "CPU_CSR_INT" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 742
Warning (10230): Verilog HDL assignment warning at cpu_csr_int.v(484): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v Line: 484
Info (12128): Elaborating entity "CPU_CSR_DBG" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 801
Warning (10762): Verilog HDL Case Statement warning at cpu_csr_dbg.v(924): can't check case statement for completeness because the case expression has too many possible states File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v Line: 924
Info (12128): Elaborating entity "CPU_DEBUG" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 888
Info (12128): Elaborating entity "CPU_FPU32" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_top.v Line: 1024
Info (12128): Elaborating entity "BUS_M_AHB" for hierarchy "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v Line: 430
Info (12128): Elaborating entity "AHB_MATRIX" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 528
Info (12128): Elaborating entity "AHB_MASTER_PORT" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v Line: 163
Info (12128): Elaborating entity "AHB_INTERCONNECT" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v Line: 215
Info (12128): Elaborating entity "AHB_ARB" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v Line: 295
Info (12128): Elaborating entity "AHB_ARB_RB" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v Line: 164
Info (12128): Elaborating entity "AHB_SLAVE_PORT" for hierarchy "RISCV_TOP:U_RISCV_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v Line: 259
Info (12128): Elaborating entity "CSR_MTIME" for hierarchy "RISCV_TOP:U_RISCV_TOP|CSR_MTIME:U_CSR_MTIME" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 561
Info (12128): Elaborating entity "ahb_lite_sdram" for hierarchy "RISCV_TOP:U_RISCV_TOP|ahb_lite_sdram:U_AHB_SDRAM" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 597
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(109): object "HWRITE_old" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(110): object "HTRANS_old" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 110
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(133): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 133
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(142): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 142
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(145): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 145
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(146): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 146
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(147): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 147
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(148): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 148
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(149): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 149
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(150): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 150
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(151): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 151
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(152): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 152
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(153): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 153
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(155): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 155
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(156): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 156
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(160): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 160
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(161): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 161
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(162): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 162
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(163): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 163
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(164): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 164
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(165): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 165
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(167): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 167
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(170): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 170
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(171): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 171
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(172): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 172
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(173): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 173
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(175): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 175
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(178): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 178
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(179): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 179
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(180): truncated value with size 32 to match size of target (6) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 180
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(188): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 188
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(189): truncated value with size 32 to match size of target (4) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 189
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (4) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(191): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 191
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(192): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 192
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(193): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 193
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(194): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 194
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(195): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 195
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(196): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 196
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(197): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 197
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(198): truncated value with size 32 to match size of target (5) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 198
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(203): truncated value with size 32 to match size of target (25) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 203
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(204): truncated value with size 32 to match size of target (25) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 204
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(205): truncated value with size 32 to match size of target (25) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 205
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(206): truncated value with size 32 to match size of target (25) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 206
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(272): truncated value with size 32 to match size of target (13) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 272
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(277): truncated value with size 32 to match size of target (13) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 277
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(280): truncated value with size 32 to match size of target (13) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v Line: 280
Info (12128): Elaborating entity "RAMD" for hierarchy "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 625
Info (12128): Elaborating entity "RAMI" for hierarchy "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 653
Warning (10850): Verilog HDL warning at rami.v(57): number of words (14750) in memory file does not match the number of elements in the address range [0:32767] File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v Line: 57
Warning (10850): Verilog HDL warning at rami.v(58): number of words (14750) in memory file does not match the number of elements in the address range [0:32767] File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v Line: 58
Warning (10850): Verilog HDL warning at rami.v(59): number of words (14750) in memory file does not match the number of elements in the address range [0:32767] File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v Line: 59
Warning (10850): Verilog HDL warning at rami.v(60): number of words (14750) in memory file does not match the number of elements in the address range [0:32767] File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/ram/rami.v Line: 60
Info (12128): Elaborating entity "PORT" for hierarchy "RISCV_TOP:U_RISCV_TOP|PORT:U_PORT" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 696
Info (12128): Elaborating entity "UART" for hierarchy "RISCV_TOP:U_RISCV_TOP|UART:U_UART" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 727
Info (12128): Elaborating entity "sasc_top" for hierarchy "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/uart.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(108): object "load_r" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(126): object "rxd_r2" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 126
Info (12128): Elaborating entity "sasc_fifo4" for hierarchy "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at sasc_fifo4.v(80): object "wp_p2" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 80
Info (12128): Elaborating entity "sasc_brg" for hierarchy "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_brg:BRG" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/uart.v Line: 265
Info (12128): Elaborating entity "INT_GEN" for hierarchy "RISCV_TOP:U_RISCV_TOP|INT_GEN:U_INT_GEN" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 754
Info (12128): Elaborating entity "I2C" for hierarchy "RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 787
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c.v Line: 155
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 257
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "RISCV_TOP:U_RISCV_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "SPI" for hierarchy "RISCV_TOP:U_RISCV_TOP|SPI:U_SPI" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 851
Info (12128): Elaborating entity "simple_spi_top" for hierarchy "RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/spi.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(160): object "dwom" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(161): object "mstr" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 161
Warning (10208): Verilog HDL Case Statement warning at simple_spi_top.v(235): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 235
Info (12128): Elaborating entity "fifo4" for hierarchy "RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at fifo4.v(81): object "wp_p2" assigned a value but never read File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 81
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer c_mcs4_clk File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 436
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|rom_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 36 instances of uninferred RAM logic
    Info (276004): RAM logic "RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 77
    Info (276004): RAM logic "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|mem" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "RISCV_TOP:U_RISCV_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|mem" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "RISCV_TOP:U_RISCV_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 77
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
    Info (276004): RAM logic "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_st" is uninferred due to inappropriate RAM size File: C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v Line: 199
Info (19000): Inferred 42 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA.ram1_RAMI_b7b37edf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|prt_fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA.ram2_RAMI_b7b37edf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA.ram3_RAMI_b7b37edf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|s_mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|s_mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA.ram0_RAMI_b7b37edf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA.ram0_MCS4_ROM_99bf8623.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP|ram_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mult0" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 339
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0"
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|RAMD:U_RAMD|altsyncram:s_mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sad1.tdf
    Info (12023): Found entity 1: altsyncram_sad1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_sad1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0"
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA.ram1_RAMI_b7b37edf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgh1.tdf
    Info (12023): Found entity 1: altsyncram_tgh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_tgh1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/MCS4_141PF/mcs4_system/FPGA/db/decode_c7a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf
    Info (12023): Found entity 1: mux_s1b File: C:/MCS4_141PF/mcs4_system/FPGA/db/mux_s1b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0"
Info (12133): Instantiated megafunction "MCS4_SYS:U_MCS4_SYS|KEY_PRINTER:KEY_PRINTER|altsyncram:prt_fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "23"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "23"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qh1.tdf
    Info (12023): Found entity 1: altsyncram_1qh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_1qh1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0"
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA.ram2_RAMI_b7b37edf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugh1.tdf
    Info (12023): Found entity 1: altsyncram_ugh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_ugh1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0"
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA.ram3_RAMI_b7b37edf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgh1.tdf
    Info (12023): Found entity 1: altsyncram_vgh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_vgh1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0"
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|RAMI:U_RAMI|altsyncram:s_mem_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA.ram0_RAMI_b7b37edf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sgh1.tdf
    Info (12023): Found entity 1: altsyncram_sgh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_sgh1.tdf Line: 32
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MCS4_141PF/mcs4_system/FPGA/db/FPGA.ram0_RAMI_b7b37edf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "MCS4_SYS:U_MCS4_SYS|MCS4_ROM:U_MCS4_ROM|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA.ram0_MCS4_ROM_99bf8623.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skh1.tdf
    Info (12023): Found entity 1: altsyncram_skh1 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_skh1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0"
Info (12133): Instantiated megafunction "MCS4_SYS:U_MCS4_SYS|MCS4_RAM:U_MCS4_RAM|MCS4_RAM_CHIP:RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP|altsyncram:ram_ch_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bl71.tdf
    Info (12023): Found entity 1: altsyncram_bl71 File: C:/MCS4_141PF/mcs4_system/FPGA/db/altsyncram_bl71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 339
Info (12133): Instantiated megafunction "RISCV_TOP:U_RISCV_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" with the following parameter: File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v Line: 339
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: C:/MCS4_141PF/mcs4_system/FPGA/db/mult_ugs.tdf Line: 31
Info (13014): Ignored 250 buffer(s)
    Info (13019): Ignored 250 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[16]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[17]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[18]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[19]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[20]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[21]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[22]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[23]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[24]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[25]" and its non-tri-state driver. File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
Info (13000): Registers with preset signals will power-up high File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/spi.v Line: 196
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "RISCV_TOP:U_RISCV_TOP|halt_req" is converted into an equivalent circuit using register "RISCV_TOP:U_RISCV_TOP|halt_req~_emulated" and latch "RISCV_TOP:U_RISCV_TOP|halt_req~1" File: C:/MCS4_141PF/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v Line: 124
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO1[16]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[17]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[18]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[19]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[20]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[21]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[22]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[23]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[24]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
    Warning (13010): Node "GPIO1[25]~synth" File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 307
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C0_ENA" is stuck at VCC File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 315
    Warning (13410): Pin "I2C0_ADR" is stuck at GND File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 316
    Warning (13410): Pin "SDRAM_CSn" is stuck at GND File: C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v Line: 330
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/MCS4_141PF/mcs4_system/FPGA/output_files/FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v Line: 51
Info (21057): Implemented 33304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 100 bidirectional pins
    Info (21061): Implemented 32814 logic cells
    Info (21064): Implemented 319 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 5182 megabytes
    Info: Processing ended: Fri Aug  1 17:33:28 2025
    Info: Elapsed time: 00:05:06
    Info: Total CPU time (on all processors): 00:05:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/MCS4_141PF/mcs4_system/FPGA/output_files/FPGA.map.smsg.


