Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Sep 20 17:49:55 2018
| Host         : DESKTOP-VGS1O6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: contador_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cr_eo/car_cross_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: queue/my_btn2/dbsign_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.724        0.000                      0                  127        0.170        0.000                      0                  127        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.724        0.000                      0                  127        0.170        0.000                      0                  127        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.904ns (23.401%)  route 2.959ns (76.599%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.821     8.458    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.328    14.328    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[1]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.352    14.182    sl_clk/divcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.904ns (23.401%)  route 2.959ns (76.599%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.821     8.458    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.328    14.328    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[2]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.352    14.182    sl_clk/divcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.904ns (23.401%)  route 2.959ns (76.599%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.821     8.458    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.328    14.328    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[3]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.352    14.182    sl_clk/divcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.904ns (23.401%)  route 2.959ns (76.599%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.821     8.458    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.328    14.328    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_clk/divcounter_reg[4]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.352    14.182    sl_clk/divcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 cr_eo/divcounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_eo/divcounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.078ns (25.667%)  route 3.122ns (74.333%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.354     4.513    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.348     4.861 r  cr_eo/divcounter_reg[23]/Q
                         net (fo=5, routed)           0.839     5.700    cr_eo/divcounter_reg_n_0_[23]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.253     5.953 r  cr_eo/divcounter[26]_i_8__0/O
                         net (fo=1, routed)           0.621     6.575    cr_eo/divcounter[26]_i_8__0_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.267     6.842 r  cr_eo/divcounter[26]_i_4__0/O
                         net (fo=1, routed)           0.674     7.516    cr_eo/divcounter[26]_i_4__0_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     7.621 r  cr_eo/divcounter[26]_i_3__0/O
                         net (fo=27, routed)          0.988     8.608    cr_eo/divcounter[26]_i_3__0_n_0
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.105     8.713 r  cr_eo/divcounter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.713    cr_eo/divcounter[12]_i_1__0_n_0
    SLICE_X32Y53         FDRE                                         r  cr_eo/divcounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.244    14.244    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  cr_eo/divcounter_reg[12]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.030    14.480    cr_eo/divcounter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 cr_eo/divcounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_eo/divcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.092ns (25.914%)  route 3.122ns (74.086%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.354     4.513    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.348     4.861 r  cr_eo/divcounter_reg[23]/Q
                         net (fo=5, routed)           0.839     5.700    cr_eo/divcounter_reg_n_0_[23]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.253     5.953 r  cr_eo/divcounter[26]_i_8__0/O
                         net (fo=1, routed)           0.621     6.575    cr_eo/divcounter[26]_i_8__0_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.267     6.842 r  cr_eo/divcounter[26]_i_4__0/O
                         net (fo=1, routed)           0.674     7.516    cr_eo/divcounter[26]_i_4__0_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     7.621 r  cr_eo/divcounter[26]_i_3__0/O
                         net (fo=27, routed)          0.988     8.608    cr_eo/divcounter[26]_i_3__0_n_0
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.119     8.727 r  cr_eo/divcounter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.727    cr_eo/divcounter[9]_i_1__0_n_0
    SLICE_X32Y53         FDRE                                         r  cr_eo/divcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.244    14.244    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  cr_eo/divcounter_reg[9]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.069    14.519    cr_eo/divcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 cr_eo/divcounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_eo/divcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.078ns (25.775%)  route 3.104ns (74.225%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.354     4.513    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.348     4.861 r  cr_eo/divcounter_reg[23]/Q
                         net (fo=5, routed)           0.839     5.700    cr_eo/divcounter_reg_n_0_[23]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.253     5.953 r  cr_eo/divcounter[26]_i_8__0/O
                         net (fo=1, routed)           0.621     6.575    cr_eo/divcounter[26]_i_8__0_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.267     6.842 r  cr_eo/divcounter[26]_i_4__0/O
                         net (fo=1, routed)           0.674     7.516    cr_eo/divcounter[26]_i_4__0_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     7.621 r  cr_eo/divcounter[26]_i_3__0/O
                         net (fo=27, routed)          0.970     8.591    cr_eo/divcounter[26]_i_3__0_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.105     8.696 r  cr_eo/divcounter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.696    cr_eo/divcounter[14]_i_1__0_n_0
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.244    14.244    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[14]/C
                         clock pessimism              0.270    14.513    
                         clock uncertainty           -0.035    14.478    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.032    14.510    cr_eo/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 cr_eo/divcounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_eo/divcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.091ns (26.005%)  route 3.104ns (73.995%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.354     4.513    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.348     4.861 r  cr_eo/divcounter_reg[23]/Q
                         net (fo=5, routed)           0.839     5.700    cr_eo/divcounter_reg_n_0_[23]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.253     5.953 r  cr_eo/divcounter[26]_i_8__0/O
                         net (fo=1, routed)           0.621     6.575    cr_eo/divcounter[26]_i_8__0_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.267     6.842 r  cr_eo/divcounter[26]_i_4__0/O
                         net (fo=1, routed)           0.674     7.516    cr_eo/divcounter[26]_i_4__0_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     7.621 r  cr_eo/divcounter[26]_i_3__0/O
                         net (fo=27, routed)          0.970     8.591    cr_eo/divcounter[26]_i_3__0_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.118     8.709 r  cr_eo/divcounter[26]_i_2__0/O
                         net (fo=1, routed)           0.000     8.709    cr_eo/divcounter[26]_i_2__0_n_0
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.244    14.244    cr_eo/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  cr_eo/divcounter_reg[26]/C
                         clock pessimism              0.270    14.513    
                         clock uncertainty           -0.035    14.478    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.069    14.547    cr_eo/divcounter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.904ns (24.079%)  route 2.850ns (75.921%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.712     8.349    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.327    14.327    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
                         clock pessimism              0.268    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.352    14.208    sl_clk/divcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 sl_clk/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_clk/divcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.904ns (24.079%)  route 2.850ns (75.921%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436     4.595    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  sl_clk/divcounter_reg[5]/Q
                         net (fo=3, routed)           0.684     5.658    sl_clk/divcounter_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     5.763 f  sl_clk/divcounter[24]_i_6/O
                         net (fo=1, routed)           0.234     5.997    sl_clk/divcounter[24]_i_6_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.105     6.102 f  sl_clk/divcounter[24]_i_5/O
                         net (fo=1, routed)           0.513     6.615    sl_clk/divcounter[24]_i_5_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.105     6.720 f  sl_clk/divcounter[24]_i_3/O
                         net (fo=1, routed)           0.321     7.041    sl_clk/divcounter[24]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.105     7.146 f  sl_clk/divcounter[24]_i_2/O
                         net (fo=2, routed)           0.386     7.532    sl_clk/divcounter[24]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.105     7.637 r  sl_clk/divcounter[24]_i_1/O
                         net (fo=24, routed)          0.712     8.349    sl_clk/divcounter[24]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.327    14.327    sl_clk/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sl_clk/divcounter_reg[6]/C
                         clock pessimism              0.268    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.352    14.208    sl_clk/divcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  5.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/car_cross_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.292ns (52.089%)  route 0.269ns (47.911%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.444    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  cr_sn/divcounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148     1.592 f  cr_sn/divcounter_reg[26]/Q
                         net (fo=4, routed)           0.124     1.716    cr_sn/Q[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.099     1.815 r  cr_sn/car_cross_i_3/O
                         net (fo=1, routed)           0.145     1.960    cr_sn/car_cross_i_3_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  cr_sn/car_cross_i_1/O
                         net (fo=2, routed)           0.000     2.005    cr_sn/car_cross_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  cr_sn/car_cross_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  cr_sn/car_cross_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     1.835    cr_sn/car_cross_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.187ns (32.584%)  route 0.387ns (67.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.387     1.975    cr_sn/divcounter[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.046     2.021 r  cr_sn/divcounter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.021    cr_sn/divcounter[25]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  cr_sn/divcounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cr_sn/divcounter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.107     1.821    cr_sn/divcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.733%)  route 0.415ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.415     2.003    cr_sn/divcounter[0]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.043     2.046 r  cr_sn/divcounter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.046    cr_sn/divcounter[20]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.131     1.844    cr_sn/divcounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.733%)  route 0.415ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.415     2.003    cr_sn/divcounter[0]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.043     2.046 r  cr_sn/divcounter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.046    cr_sn/divcounter[21]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.131     1.844    cr_sn/divcounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.963%)  route 0.415ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.415     2.003    cr_sn/divcounter[0]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.048 r  cr_sn/divcounter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.048    cr_sn/divcounter[17]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.121     1.834    cr_sn/divcounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.963%)  route 0.415ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.415     2.003    cr_sn/divcounter[0]
    SLICE_X34Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.048 r  cr_sn/divcounter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.048    cr_sn/divcounter[11]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.957    cr_sn/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  cr_sn/divcounter_reg[11]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.120     1.833    cr_sn/divcounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cr_sn/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_sn/divcounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.466%)  route 0.387ns (67.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cr_sn/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cr_sn/divcounter_reg[0]/Q
                         net (fo=28, routed)          0.387     1.975    cr_sn/divcounter[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.020 r  cr_sn/divcounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.020    cr_sn/divcounter[15]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  cr_sn/divcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    cr_sn/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cr_sn/divcounter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    cr_sn/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  display/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  display/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.112     1.752    display/refresh_counter_reg_n_0_[10]
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  display/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    display/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y42         FDRE                                         r  display/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    display/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  display/refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.134     1.610    display/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    display/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  display/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  display/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.112     1.753    display/refresh_counter_reg_n_0_[14]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  display/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    display/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y43         FDRE                                         r  display/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    display/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  display/refresh_counter_reg[14]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.134     1.611    display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  display/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  display/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.112     1.752    display/refresh_counter_reg_n_0_[6]
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  display/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    display/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y41         FDRE                                         r  display/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    display/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  display/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.134     1.610    display/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   contador_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   contador_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   contador_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   contador_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   contador_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   contador_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   contador_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   contador_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   cr_sn/divcounter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   cr_sn/divcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   cr_sn/divcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   cr_sn/divcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   contador_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   contador_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   contador_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   contador_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   contador_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   contador_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   contador_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   contador_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   contador_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   contador_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   contador_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   contador_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   contador_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   contador_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   contador_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   cr_eo/divcounter_reg[10]/C



