# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pratica2_final_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2_final
# 
# Top level modules:
# 	pratica2_final
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc2
# 
# Top level modules:
# 	proc2
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/Clock_divider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Clock_divider
# 
# Top level modules:
# 	Clock_divider
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/Display.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Display
# 
# Top level modules:
# 	Display
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# ** Warning: C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULAn
# 
# Top level modules:
# 	ULAn
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/programCounter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/W.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module W
# 
# Top level modules:
# 	W
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/F.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module F
# 
# Top level modules:
# 	F
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/barrel.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module barrel
# 
# Top level modules:
# 	barrel
# 
# vlog -vlog01compat -work work +incdir+C:/ProgramasCEFET/quartus/AOC\ II/pratica2_final {C:/ProgramasCEFET/quartus/AOC II/pratica2_final/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading work.testbench
# Loading work.proc2
# Loading work.dec3to8
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.rom
# Loading work.regn
# Loading work.programCounter
# Loading work.W
# Loading work.ULAn
# Loading work.F
# Loading work.barrel
# ** Warning: (vsim-3015) C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v(39): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'address'. The port definition is at: C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v(40).
# 
#         Region: /testbench/proc/memDados
# ** Warning: (vsim-3015) C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v(40): [PCDPC] - Port size (5 or 5) does not match connection size (32) for port 'address'. The port definition is at: C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v(40).
# 
#         Region: /testbench/proc/memInst
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# -------------------------------------- MV --------------------------------------
# T0 | Done: 0 | r0:     0 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     0 | pc:     0 | pc_incr: 1
# addr:     0 | addr_in: 1 | DATA:     x | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0:     0 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     1 | pc:     1 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0:     0 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     1 | pc:     1 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0:     0 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     5 | pc:     1 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0001000000000101 | W: 0
# 
# -------------------------------------- MVT --------------------------------------
# T0 | Done: 0 | r0:     5 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     1 | pc:     1 | pc_incr: 1
# addr:     0 | addr_in: 1 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0001000000000101 | W: 0
# 
# T1 | Done: 0 | r0:     5 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     2 | pc:     2 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0001000000000101 | W: 0
# 
# T2 | Done: 0 | r0:     5 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     2 | pc:     2 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0001000000000101 | W: 0
# 
# T3 | Done: 1 | r0:     5 | r1:     0 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65280 | pc:     2 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0011001011111111 | W: 0
# 
# -------------------------------------- ADD --------------------------------------
# T0 | Done: 0 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     2 | pc:     2 | pc_incr: 1
# addr:     1 | addr_in: 1 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0011001011111111 | W: 0
# 
# T1 | Done: 0 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     3 | pc:     3 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0011001011111111 | W: 0
# 
# T2 | Done: 0 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     3 | pc:     3 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0011001011111111 | W: 0
# 
# T3 | Done: 0 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65280 | pc:     3 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a:     0 | g:     0 | f: x | F_in: 0 | zero: x | IR: 0101001011111111 | W: 0
# 
# T4 | Done: 0 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:   255 | pc:     3 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65280 | g:     0 | f: x | F_in: 1 | zero: 0 | IR: 0101001011111111 | W: 0
# 
# T5 | Done: 1 | r0:     5 | r1: 65280 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65535 | pc:     3 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65280 | g: 65535 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001011111111 | W: 0
# 
# -------------------------------------- SUB --------------------------------------
# T0 | Done: 0 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     3 | pc:     3 | pc_incr: 1
# addr:     2 | addr_in: 1 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65280 | g: 65535 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001011111111 | W: 0
# 
# T1 | Done: 0 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     4 | pc:     4 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65280 | g: 65535 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001011111111 | W: 0
# 
# T2 | Done: 0 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     4 | pc:     4 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65280 | g: 65535 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001011111111 | W: 0
# 
# T3 | Done: 0 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65535 | pc:     4 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65280 | g: 65535 | f: 0 | F_in: 0 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# T4 | Done: 0 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     5 | pc:     4 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65535 | g: 65535 | f: 0 | F_in: 1 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# T5 | Done: 1 | r0:     5 | r1: 65535 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65530 | pc:     4 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65535 | g: 65530 | f: 0 | F_in: 0 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# -------------------------------------- ADD --------------------------------------
# T0 | Done: 0 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     4 | pc:     4 | pc_incr: 1
# addr:     3 | addr_in: 1 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65535 | g: 65530 | f: 0 | F_in: 0 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# T1 | Done: 0 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     5 | pc:     5 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA:     6 | dout:     0 | dout_in: 0 | a: 65535 | g: 65530 | f: 0 | F_in: 0 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# T2 | Done: 0 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     5 | pc:     5 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65535 | g: 65530 | f: 0 | F_in: 0 | zero: 0 | IR: 0110001000000000 | W: 0
# 
# T3 | Done: 0 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65530 | pc:     5 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65535 | g: 65530 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001000000001 | W: 0
# 
# T4 | Done: 0 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     1 | pc:     5 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65530 | g: 65530 | f: 0 | F_in: 1 | zero: 0 | IR: 0101001000000001 | W: 0
# 
# T5 | Done: 1 | r0:     5 | r1: 65530 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires: 65531 | pc:     5 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65530 | g: 65531 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001000000001 | W: 0
# 
# T0 | Done: 0 | r0:     5 | r1: 65531 | r2:     0 | r3: 0000000000000000 | r4:     0 | r5:     0 | r6:     0 | buswires:     5 | pc:     5 | pc_incr: 1
# addr:     4 | addr_in: 1 | DATA:     0 | dout:     0 | dout_in: 0 | a: 65530 | g: 65531 | f: 0 | F_in: 0 | zero: 0 | IR: 0101001000000001 | W: 0
# 
