// Seed: 3119783360
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri id_1;
  assign module_1.id_5 = 0;
  assign id_1 = "" == -1;
endmodule
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    output wire id_9,
    input uwire module_1,
    input supply0 id_11,
    input wire id_12,
    output wand id_13,
    output supply0 id_14,
    input tri0 id_15
);
  id_17 :
  assert property (@(posedge id_3) id_1)
  else $signed(29);
  ;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
