# Dual Core Processor in Verilog
This project was completed as a part of EDL Lab in the spring of 2025. 

Authors:

Dhruv Meena, Kaustav Saha, Sapatrishi Biswas, Hardik Gohil, Anay Malviya
