<ENTRY>
{
 "thisFile": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Apr 21 18:22:36 2025",
 "timestampMillis": "1745248956938",
 "buildStep": {
  "cmdId": "e19027ec-a201-4ede-b540-00cf0031a395",
  "name": "v++",
  "logFile": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/link.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --vivado.prop \"run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -s -O3 --target hw --platform xilinx_u280_gen3x16_xdma_1_202211_1 --hls.jobs 64 --remote_ip_cache /home/x_thileeb/repos/OPS_mine/ops//hls/IP_CACHE/ --temp_dir hls/build/hw/temp_dir/link/ --log_dir hls/build/hw/temp_dir/link/logs/ --link --config hls/host/xrt.cfg -ohls/build/hw/poisson2d.xclbin ./hls/build/hw/datamover_outerloop_0.xo ./hls/build/hw/kernel_outerloop_0.xo ",
  "args": [
   "-s",
   "-O3",
   "--target",
   "hw",
   "--platform",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "--hls.jobs",
   "64",
   "--remote_ip_cache",
   "/home/x_thileeb/repos/OPS_mine/ops//hls/IP_CACHE/",
   "--temp_dir",
   "hls/build/hw/temp_dir/link/",
   "--log_dir",
   "hls/build/hw/temp_dir/link/logs/",
   "--link",
   "--config",
   "hls/host/xrt.cfg",
   "-ohls/build/hw/poisson2d.xclbin",
   "./hls/build/hw/datamover_outerloop_0.xo",
   "./hls/build/hw/kernel_outerloop_0.xo"
  ],
  "iniFiles": [
   {
    "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/host/xrt.cfg",
    "content": "[connectivity]\nnk=kernel_outerloop_0:1:kernel_outerloop_0_1\nnk=kernel_outerloop_0:1:kernel_outerloop_0_2\nnk=kernel_outerloop_0:1:kernel_outerloop_0_3\n\nstream_connect=datamover_outerloop_0_1.arg0_axis_out:kernel_outerloop_0_1.arg0_axis_in:8192\nstream_connect=kernel_outerloop_0_1.arg1_axis_out:kernel_outerloop_0_2.arg0_axis_in:8192\nstream_connect=kernel_outerloop_0_2.arg1_axis_out:kernel_outerloop_0_3.arg0_axis_in:8192\nstream_connect=kernel_outerloop_0_3.arg1_axis_out:datamover_outerloop_0_1.arg1_axis_in:8192\n\nslr=kernel_outerloop_0_1:SLR0\nslr=kernel_outerloop_0_2:SLR1\nslr=kernel_outerloop_0_3:SLR2\n\nsp=datamover_outerloop_0_1.arg0:HBM[0]\nsp=datamover_outerloop_0_1.arg1:HBM[1]\n\n"
   }
  ],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:22:36 2025",
 "timestampMillis": "1745248956939",
 "status": {
  "cmdId": "e19027ec-a201-4ede-b540-00cf0031a395",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Apr 21 18:22:41 2025",
 "timestampMillis": "1745248961420",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "poisson2d",
    "file": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "datamover_outerloop_0",
     "file": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/datamover_outerloop_0.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/datamover_outerloop_0/datamover_outerloop_0/cpu_sources/datamover_outerloop_0.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "datamover_outerloop_0_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   },
   {
    "base": {
     "type": "KERNEL",
     "name": "kernel_outerloop_0",
     "file": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/kernel_outerloop_0.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/kernel_outerloop_0/kernel_outerloop_0/cpu_sources/kernel_outerloop_0.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "kernel_outerloop_0_1",
     "kernel_outerloop_0_2",
     "kernel_outerloop_0_3"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2022.2. SW Build 3671529 on 2022-10-13-17:52:11"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Apr 21 18:22:41 2025",
 "timestampMillis": "1745248961741",
 "buildStep": {
  "cmdId": "b723e0d5-02e4-4b07-93ca-233ec24320ca",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/datamover_outerloop_0.xo --xo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/kernel_outerloop_0.xo -keep --config /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int --temp_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/sys_link",
  "args": [
   "--xo",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/datamover_outerloop_0.xo",
   "--xo",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/kernel_outerloop_0.xo",
   "-keep",
   "--config",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int",
   "--temp_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/syslinkConfig.ini",
    "content": "nk=kernel_outerloop_0:1:kernel_outerloop_0_1\nnk=kernel_outerloop_0:1:kernel_outerloop_0_2\nnk=kernel_outerloop_0:1:kernel_outerloop_0_3\nsc=datamover_outerloop_0_1.arg0_axis_out:kernel_outerloop_0_1.arg0_axis_in:8192\nsc=kernel_outerloop_0_1.arg1_axis_out:kernel_outerloop_0_2.arg0_axis_in:8192\nsc=kernel_outerloop_0_2.arg1_axis_out:kernel_outerloop_0_3.arg0_axis_in:8192\nsc=kernel_outerloop_0_3.arg1_axis_out:datamover_outerloop_0_1.arg1_axis_in:8192\nsp=datamover_outerloop_0_1.arg0:HBM[0]\nsp=datamover_outerloop_0_1.arg1:HBM[1]\nslr=kernel_outerloop_0_1:SLR0\nslr=kernel_outerloop_0_2:SLR1\nslr=kernel_outerloop_0_3:SLR2\n\n"
   }
  ],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:22:41 2025",
 "timestampMillis": "1745248961742",
 "status": {
  "cmdId": "b723e0d5-02e4-4b07-93ca-233ec24320ca",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:04 2025",
 "timestampMillis": "1745248984154",
 "status": {
  "cmdId": "b723e0d5-02e4-4b07-93ca-233ec24320ca",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Apr 21 18:23:04 2025",
 "timestampMillis": "1745248984162",
 "buildStep": {
  "cmdId": "53497136-860a-4350-985e-d302345352ac",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/sdsl.dat -rtd /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/cf2sw.rtd -nofilter /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/cf2sw_full.rtd -xclbin /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.xml -o /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/sdsl.dat",
   "-rtd",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.xml",
   "-o",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:04 2025",
 "timestampMillis": "1745248984162",
 "status": {
  "cmdId": "53497136-860a-4350-985e-d302345352ac",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994689",
 "status": {
  "cmdId": "53497136-860a-4350-985e-d302345352ac",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994696",
 "buildStep": {
  "cmdId": "db982821-c834-45ed-b2a7-0f405888fe21",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994696",
 "status": {
  "cmdId": "db982821-c834-45ed-b2a7-0f405888fe21",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994953",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994956",
 "status": {
  "cmdId": "db982821-c834-45ed-b2a7-0f405888fe21",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994964",
 "buildStep": {
  "cmdId": "1a41bf72-8a77-4c1c-90b9-b3ded44202ac",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/x_thileeb/repos/OPS_mine/ops//hls/IP_CACHE/ --output_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int --log_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/logs/link --report_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link --config /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/vplConfig.ini -k /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link --no-info --iprepo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_kernel_outerloop_0_1_0 --iprepo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_datamover_outerloop_0_1_0 --messageDb /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/run_link/vpl.pb /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-s",
   "--remote_ip_cache",
   "/home/x_thileeb/repos/OPS_mine/ops//hls/IP_CACHE/",
   "--output_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int",
   "--log_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/logs/link",
   "--report_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link",
   "--config",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/vplConfig.ini",
   "-k",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link",
   "--no-info",
   "--iprepo",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_kernel_outerloop_0_1_0",
   "--iprepo",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_datamover_outerloop_0_1_0",
   "--messageDb",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/run_link/vpl.pb",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2\nmisc=BinaryName=poisson2d\n\n[connectivity]\nnk=datamover_outerloop_0:1:datamover_outerloop_0_1\nnk=kernel_outerloop_0:3:kernel_outerloop_0_1,kernel_outerloop_0_2,kernel_outerloop_0_3\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nprop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true\n\n"
   }
  ],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:14 2025",
 "timestampMillis": "1745248994965",
 "status": {
  "cmdId": "1a41bf72-8a77-4c1c-90b9-b3ded44202ac",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Apr 21 18:23:16 2025",
 "timestampMillis": "1745248996028",
 "buildStep": {
  "cmdId": "e85ed810-0766-4502-bf98-22cfd37bdd1e",
  "name": "vpl",
  "logFile": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/link.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/x_thileeb/repos/OPS_mine/ops//hls/IP_CACHE/ --output_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int --log_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/logs/link --report_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link --config /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/vplConfig.ini -k /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link --no-info --iprepo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_kernel_outerloop_0_1_0 --iprepo /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xo/ip_repo/xilinx_com_hls_datamover_outerloop_0_1_0 --messageDb /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/run_link/vpl.pb /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:16 2025",
 "timestampMillis": "1745248996028",
 "status": {
  "cmdId": "e85ed810-0766-4502-bf98-22cfd37bdd1e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Mon Apr 21 18:23:20 2025",
 "timestampMillis": "1745249000168",
 "vivadoProject": {
  "openDir": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Apr 21 18:23:20 2025",
 "timestampMillis": "1745249000170",
 "buildStep": {
  "cmdId": "1c51085b-642d-49e8-9993-2d3ea0882402",
  "name": "vivado",
  "logFile": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:23:20 2025",
 "timestampMillis": "1745249000170",
 "status": {
  "cmdId": "1c51085b-642d-49e8-9993-2d3ea0882402",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Apr 21 18:23:57 2025",
 "timestampMillis": "1745249037779",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/automation_summary_update_bd.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Apr 21 18:45:46 2025",
 "timestampMillis": "1745250346013",
 "buildStep": {
  "cmdId": "ceb32650-c6ec-4a73-91b2-90c449f51c78",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:45:46 2025",
 "timestampMillis": "1745250346013",
 "status": {
  "cmdId": "ceb32650-c6ec-4a73-91b2-90c449f51c78",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Apr 21 18:45:46 2025",
 "timestampMillis": "1745250346014",
 "buildStep": {
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585",
  "name": "vivado.impl.impl_1",
  "logFile": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Apr 21 18:45:46 2025",
 "timestampMillis": "1745250346014",
 "status": {
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 02:40:44 2025",
 "timestampMillis": "1745278844591",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 02:48:13 2025",
 "timestampMillis": "1745279293998",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 02:48:14 2025",
 "timestampMillis": "1745279294001",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:25:05 2025",
 "timestampMillis": "1745288705661",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560802",
 "status": {
  "cmdId": "1c51085b-642d-49e8-9993-2d3ea0882402",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560890",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560896",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560898",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560901",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560904",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560909",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560912",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560915",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560918",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560921",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560925",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560928",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560931",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:00 2025",
 "timestampMillis": "1745290560934",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561108",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/syn/ulp_kernel_outerloop_0_1_0_synth_1_ulp_kernel_outerloop_0_1_0_utilization_synth.rpt",
  "name": "kernel_outerloop_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561112",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/syn/ulp_kernel_outerloop_0_2_0_synth_1_ulp_kernel_outerloop_0_2_0_utilization_synth.rpt",
  "name": "kernel_outerloop_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561114",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/syn/ulp_kernel_outerloop_0_3_0_synth_1_ulp_kernel_outerloop_0_3_0_utilization_synth.rpt",
  "name": "kernel_outerloop_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561117",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/syn/ulp_buffer_kernel_outerloop_0_1_arg1_axis_out_0_synth_1_ulp_buffer_kernel_outerloop_0_1_arg1_axis_out_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561121",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561152",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561178",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561180",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561210",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561236",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561239",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "fe474b86-b85c-4049-8512-7a96c5feb585"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561264",
 "status": {
  "cmdId": "e85ed810-0766-4502-bf98-22cfd37bdd1e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561294",
 "status": {
  "cmdId": "1a41bf72-8a77-4c1c-90b9-b3ded44202ac",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561302",
 "buildStep": {
  "cmdId": "450c9254-bbc5-4a21-8433-a47ba5fdd8c3",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561303",
 "status": {
  "cmdId": "450c9254-bbc5-4a21-8433-a47ba5fdd8c3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561318",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561325",
 "buildStep": {
  "cmdId": "a9add0ae-cdd1-4854-ad7b-78d2d0284f29",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/address_map.xml -sdsl /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/sdsl.dat -xclbin /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.xml -rtd /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.rtd -o /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.xml",
  "args": [
   "-a",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/address_map.xml",
   "-sdsl",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/sdsl.dat",
   "-xclbin",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.rtd",
   "-o",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:01 2025",
 "timestampMillis": "1745290561325",
 "status": {
  "cmdId": "a9add0ae-cdd1-4854-ad7b-78d2d0284f29",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570497",
 "status": {
  "cmdId": "a9add0ae-cdd1-4854-ad7b-78d2d0284f29",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570498",
 "buildStep": {
  "cmdId": "154cc86d-18b7-40e1-97cb-373ec6120c69",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.rtd",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570498",
 "status": {
  "cmdId": "154cc86d-18b7-40e1-97cb-373ec6120c69",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570505",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570506",
 "status": {
  "cmdId": "154cc86d-18b7-40e1-97cb-373ec6120c69",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570507",
 "buildStep": {
  "cmdId": "9c7cd073-09c7-4650-96ff-3e66fb919e30",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570507",
 "status": {
  "cmdId": "9c7cd073-09c7-4650-96ff-3e66fb919e30",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570511",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570512",
 "status": {
  "cmdId": "9c7cd073-09c7-4650-96ff-3e66fb919e30",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570516",
 "status": {
  "cmdId": "450c9254-bbc5-4a21-8433-a47ba5fdd8c3",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570522",
 "buildStep": {
  "cmdId": "58837d73-5641-4110-a2ac-8b87a204aa7c",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.rtd --append-section :JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d_xml.rtd --add-section BUILD_METADATA:JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.xml --add-section SYSTEM_METADATA:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.rtd",
   "--append-section",
   ":JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/poisson2d.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570523",
 "status": {
  "cmdId": "58837d73-5641-4110-a2ac-8b87a204aa7c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570870",
 "status": {
  "cmdId": "58837d73-5641-4110-a2ac-8b87a204aa7c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570874",
 "buildStep": {
  "cmdId": "4a30e11c-2eab-4e78-a693-a19231ede56f",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin.info --input /home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin.info",
   "--input",
   "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/poisson2d.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:10 2025",
 "timestampMillis": "1745290570874",
 "status": {
  "cmdId": "4a30e11c-2eab-4e78-a693-a19231ede56f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571621",
 "status": {
  "cmdId": "4a30e11c-2eab-4e78-a693-a19231ede56f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571627",
 "buildStep": {
  "cmdId": "aa428fb6-3f65-459b-af5e-40b6f6a4e17c",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571628",
 "status": {
  "cmdId": "aa428fb6-3f65-459b-af5e-40b6f6a4e17c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571630",
 "status": {
  "cmdId": "aa428fb6-3f65-459b-af5e-40b6f6a4e17c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571725",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/system_estimate_poisson2d.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571740",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571744",
 "status": {
  "cmdId": "e19027ec-a201-4ede-b540-00cf0031a395",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571813",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/reports/link/v++_link_poisson2d_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Apr 22 05:56:11 2025",
 "timestampMillis": "1745290571814",
 "report": {
  "path": "/home/x_thileeb/repos/OPS_mine/apps/c/poisson_fpga_experimental/opt_kernel_step_2/hls/build/hw/temp_dir/link/v++_link_poisson2d_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
