interface generate2_if;
    logic clk;
    logic rst;
    logic [8-1:0] a;
    logic [8-1:0] b;
    logic [8-1:0] y;
endinterface
