Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: IOT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IOT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IOT"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IOT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\UART.vhd" into library work
Parsing entity <WIFI>.
Parsing architecture <Behavioral> of entity <wifi>.
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\LCD.vhd" into library work
Parsing entity <LCD>.
Parsing architecture <Behavioral> of entity <lcd>.
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\irmotor.vhd" into library work
Parsing entity <irmotor>.
Parsing architecture <Behavioral> of entity <irmotor>.
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\gas_sensor.vhd" into library work
Parsing entity <gas_sensor>.
Parsing architecture <Behavioral> of entity <gas_sensor>.
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\ADC.vhd" into library work
Parsing entity <ADC>.
Parsing architecture <Behavioral> of entity <adc>.
Parsing VHDL file "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\IOT.vhd" into library work
Parsing entity <IOT>.
Parsing architecture <Behavioral> of entity <iot>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IOT> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADC> (architecture <Behavioral>) from library <work>.

Elaborating entity <gas_sensor> (architecture <Behavioral>) from library <work>.

Elaborating entity <irmotor> (architecture <Behavioral>) from library <work>.

Elaborating entity <LCD> (architecture <Behavioral>) from library <work>.

Elaborating entity <WIFI> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOT>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\IOT.vhd".
    Summary:
	no macro.
Unit <IOT> synthesized.

Synthesizing Unit <ADC>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\ADC.vhd".
    Found 1-bit register for signal <sc>.
    Found 32-bit register for signal <j>.
    Found 1-bit register for signal <presentstate>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <do>.
    Found 13-bit register for signal <tot>.
    Found 32-bit register for signal <temp1>.
    Found 8-bit register for signal <ldr>.
    Found 3-bit register for signal <sigb>.
    Found 7-bit register for signal <_v10>.
    Found 4-bit register for signal <_v18>.
    Found 4-bit register for signal <_v23>.
    Found 4-bit register for signal <_v28>.
    Found 8-bit register for signal <temp_data1>.
    Found 8-bit register for signal <temp_data2>.
    Found 8-bit register for signal <temp_data3>.
    Found 3-bit register for signal <siga>.
    Found 8-bit register for signal <q1>.
    Found 4-bit register for signal <p1>.
    Found 4-bit register for signal <p2>.
    Found 4-bit register for signal <p3>.
    Found 8-bit register for signal <ldr_data1>.
    Found 8-bit register for signal <ldr_data2>.
    Found 8-bit register for signal <ldr_data3>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i[31]_GND_6_o_add_4_OUT> created at line 75.
    Found 32-bit adder for signal <j[31]_GND_6_o_add_7_OUT> created at line 80.
    Found 3-bit adder for signal <sigb[2]_GND_6_o_add_62_OUT> created at line 168.
    Found 4-bit adder for signal <p1[3]_GND_6_o_add_65_OUT> created at line 180.
    Found 4-bit adder for signal <p2[3]_GND_6_o_add_68_OUT> created at line 184.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_78_OUT> created at line 191.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_79_OUT> created at line 193.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_80_OUT> created at line 195.
    Found 3-bit adder for signal <siga[2]_GND_6_o_add_97_OUT> created at line 208.
    Found 4-bit adder for signal <p1[3]_GND_6_o_add_100_OUT> created at line 220.
    Found 4-bit adder for signal <p2[3]_GND_6_o_add_103_OUT> created at line 224.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_113_OUT> created at line 231.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_114_OUT> created at line 233.
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_115_OUT> created at line 235.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_65_OUT<6:0>> created at line 179.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_68_OUT<6:0>> created at line 183.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_100_OUT<7:0>> created at line 219.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_103_OUT<7:0>> created at line 223.
    Found 12x10-bit multiplier for signal <n0193> created at line 153.
    Found 32-bit comparator greater for signal <n0001> created at line 71
    Found 32-bit comparator greater for signal <GND_6_o_i[31]_LessThan_4_o> created at line 74
    Found 32-bit comparator greater for signal <GND_6_o_j[31]_LessThan_7_o> created at line 79
    Found 32-bit comparator lessequal for signal <n0027> created at line 87
    Found 32-bit comparator greater for signal <i[31]_GND_6_o_LessThan_20_o> created at line 93
    Found 32-bit comparator greater for signal <GND_6_o_i[31]_LessThan_21_o> created at line 93
    Found 32-bit comparator lessequal for signal <n0045> created at line 116
    Found 32-bit comparator greater for signal <GND_6_o_i[31]_LessThan_32_o> created at line 116
    Found 7-bit comparator greater for signal <n0092> created at line 178
    Found 7-bit comparator greater for signal <n0096> created at line 182
    Found 8-bit comparator greater for signal <n0129> created at line 218
    Found 8-bit comparator greater for signal <n0133> created at line 222
    Summary:
	inferred   1 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <ADC> synthesized.

Synthesizing Unit <gas_sensor>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\gas_sensor.vhd".
    Summary:
	no macro.
Unit <gas_sensor> synthesized.

Synthesizing Unit <irmotor>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\irmotor.vhd".
    Summary:
	no macro.
Unit <irmotor> synthesized.

Synthesizing Unit <LCD>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\LCD.vhd".
    Found 1-bit register for signal <lcd_e>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <chsel>.
    Found 32-bit register for signal <j>.
    Found 1-bit register for signal <lcd_rs>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i[31]_GND_10_o_add_21_OUT> created at line 81.
    Found 32-bit adder for signal <j[31]_GND_10_o_add_23_OUT> created at line 84.
    Found 64x8-bit Read Only RAM for signal <j[5]_X_9_o_wide_mux_8_OUT>
    Found 32-bit comparator greater for signal <n0000> created at line 60
    Found 32-bit comparator greater for signal <GND_10_o_j[31]_LessThan_3_o> created at line 63
    Found 32-bit comparator greater for signal <j[31]_GND_10_o_LessThan_7_o> created at line 70
    Found 32-bit comparator greater for signal <GND_10_o_j[31]_LessThan_8_o> created at line 70
    Found 32-bit comparator greater for signal <GND_10_o_i[31]_LessThan_21_o> created at line 80
    Found 32-bit comparator greater for signal <n0042> created at line 87
    Found 32-bit comparator greater for signal <GND_10_o_j[31]_LessThan_34_o> created at line 89
    Found 32-bit comparator greater for signal <j[31]_GND_10_o_LessThan_36_o> created at line 93
    Found 32-bit comparator lessequal for signal <n0049> created at line 93
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <LCD> synthesized.

Synthesizing Unit <WIFI>.
    Related source file is "C:\Users\ashok\OneDrive\Documents\xilinx\sensor_wifi\UART.vhd".
    Found 5-bit register for signal <baud_count>.
    Found 32-bit register for signal <data_len>.
    Found 1-bit register for signal <txd>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <store>.
    Found 32-bit register for signal <end_delay>.
    Found 32-bit register for signal <tx_data>.
    Found 1-bit register for signal <baud_clk>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 16                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | baud_clk (rising_edge)                         |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <baud_count[4]_GND_11_o_add_1_OUT> created at line 85.
    Found 32-bit adder for signal <data_len[31]_GND_11_o_add_5_OUT> created at line 100.
    Found 32-bit adder for signal <data_len[31]_GND_11_o_add_12_OUT> created at line 109.
    Found 32-bit adder for signal <end_delay[31]_GND_11_o_add_82_OUT> created at line 225.
    Found 32-bit adder for signal <tx_data[31]_GND_11_o_add_87_OUT> created at line 232.
    Found 256x8-bit Read Only RAM for signal <tx_data[7]_X_10_o_wide_mux_19_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <WIFI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port Read Only RAM                   : 1
 64x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 12x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 23
 3-bit adder                                           : 2
 32-bit adder                                          : 8
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 6
 8-bit subtractor                                      : 1
# Registers                                            : 38
 1-bit register                                        : 9
 13-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 8
 4-bit register                                        : 6
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 21
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 3
 7-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 15
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 27
 4-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <temp1_7> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_8> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_9> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_10> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_11> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_12> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_13> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_14> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_15> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_16> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_17> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_18> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_19> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_20> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_21> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_22> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_23> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_24> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_25> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_26> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_27> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_28> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_29> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_30> of sequential type is unconnected in block <A1>.
WARNING:Xst:2677 - Node <temp1_31> of sequential type is unconnected in block <A1>.

Synthesizing (advanced) Unit <ADC>.
The following registers are absorbed into accumulator <_i000127>: 1 register on signal <_i000127>.
The following registers are absorbed into accumulator <q1>: 1 register on signal <q1>.
The following registers are absorbed into counter <_i000131>: 1 register on signal <_i000131>.
The following registers are absorbed into counter <_i000129>: 1 register on signal <_i000129>.
The following registers are absorbed into counter <p2>: 1 register on signal <p2>.
The following registers are absorbed into counter <p1>: 1 register on signal <p1>.
Unit <ADC> synthesized (advanced).

Synthesizing (advanced) Unit <LCD>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_j[5]_X_9_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j<5:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD> synthesized (advanced).

Synthesizing (advanced) Unit <WIFI>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tx_data[7]_X_10_o_wide_mux_19_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tx_data<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <WIFI> synthesized (advanced).
WARNING:Xst:2677 - Node <temp1_7> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_8> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_9> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_10> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_11> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_12> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_13> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_14> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_15> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_16> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_17> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_18> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_19> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_20> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_21> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_22> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_23> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_24> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_25> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_26> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_27> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_28> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_29> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_30> of sequential type is unconnected in block <ADC>.
WARNING:Xst:2677 - Node <temp1_31> of sequential type is unconnected in block <ADC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port distributed Read Only RAM       : 1
 64x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 12x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 15
 3-bit adder                                           : 2
 32-bit adder                                          : 7
 8-bit adder                                           : 6
# Counters                                             : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 7-bit down loadable accumulator                       : 1
 8-bit down loadable accumulator                       : 1
# Registers                                            : 307
 Flip-Flops                                            : 307
# Comparators                                          : 21
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 3
 7-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 105
 1-bit 2-to-1 multiplexer                              : 47
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 26
 4-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 ready | 00
 start | 01
 stop  | 10
-------------------
WARNING:Xst:1710 - FF/Latch <ldr_data3_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data3_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data3_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data3_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data3_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data3_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data3_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data3_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data2_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data2_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data2_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data2_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data1_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data1_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data1_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ldr_data1_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data2_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data2_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data2_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data2_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data1_7> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data1_6> (without init value) has a constant value of 0 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data1_5> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_data1_4> (without init value) has a constant value of 1 in block <ADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tot_12> of sequential type is unconnected in block <ADC>.

Optimizing unit <IOT> ...

Optimizing unit <ADC> ...

Optimizing unit <LCD> ...

Optimizing unit <WIFI> ...
WARNING:Xst:1710 - FF/Latch <U1/store_7> (without init value) has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_20> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_8> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_9> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_10> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_11> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_12> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_13> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_14> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_15> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_16> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_17> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_18> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_19> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_6> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_7> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_8> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_9> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_10> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_11> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_12> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_13> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_14> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_15> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_16> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_17> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_18> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_19> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_20> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/j_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_7> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_8> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_9> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_10> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_11> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_12> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_13> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_14> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_15> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_16> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_17> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_18> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_19> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_20> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/_i000129_1> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/_i000129_2> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/_i000129_3> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/i_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_7> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_8> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_9> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_10> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_11> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_12> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_13> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_14> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_15> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_16> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_17> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_18> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_6> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/j_5> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_20> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <A1/i_19> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A1/temp_data1_1> (without init value) has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A1/temp_data1_2> (without init value) has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A1/temp_data1_3> (without init value) has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOT, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 225
 Flip-Flops                                            : 225

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IOT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 947
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 106
#      LUT2                        : 40
#      LUT3                        : 81
#      LUT4                        : 65
#      LUT5                        : 86
#      LUT6                        : 158
#      MUXCY                       : 234
#      MUXF7                       : 14
#      MUXF8                       : 7
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 225
#      FD                          : 27
#      FDE                         : 158
#      FDR                         : 16
#      FDRE                        : 22
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             225  out of  11440     1%  
 Number of Slice LUTs:                  550  out of   5720     9%  
    Number used as Logic:               550  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    625
   Number with an unused Flip Flop:     400  out of    625    64%  
   Number with an unused LUT:            75  out of    625    12%  
   Number of fully used LUT-FF pairs:   150  out of    625    24%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 144   |
U1/baud_clk                        | BUFG                   | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.044ns (Maximum Frequency: 90.550MHz)
   Minimum input arrival time before clock: 6.456ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 5.157ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.044ns (frequency: 90.549MHz)
  Total number of paths / destination ports: 45956 / 297
-------------------------------------------------------------------------
Delay:               11.044ns (Levels of Logic = 12)
  Source:            A1/i_0 (FF)
  Destination:       A1/Mmult_n0193 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: A1/i_0 to A1/Mmult_n0193
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.059  A1/i_0 (A1/i_0)
     LUT5:I0->O            1   0.203   0.000  A1/Mcompar_n0001_lut<0> (A1/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.172   0.000  A1/Mcompar_n0001_cy<0> (A1/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  A1/Mcompar_n0001_cy<1> (A1/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A1/Mcompar_n0001_cy<2> (A1/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A1/Mcompar_n0001_cy<3> (A1/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A1/Mcompar_n0001_cy<4> (A1/Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A1/Mcompar_n0001_cy<5> (A1/Mcompar_n0001_cy<5>)
     MUXCY:CI->O          31   0.213   1.382  A1/Mcompar_n0001_cy<6> (A1/Mcompar_n0001_cy<6>)
     LUT6:I4->O           30   0.203   1.511  A1/Mmux_j[31]_j[31]_mux_16_OUT121 (A1/j[31]_j[31]_mux_16_OUT<1>)
     LUT6:I2->O            1   0.203   0.808  A1/GND_6_o_j[31]_equal_45_o<31>1 (A1/GND_6_o_j[31]_equal_45_o)
     LUT6:I3->O            1   0.205   0.580  A1/Mmux_tot[12]_tot[12]_mux_50_OUT31_SW0 (N66)
     LUT6:I5->O            3   0.205   0.650  A1/Mmux_tot[12]_tot[12]_mux_50_OUT31 (A1/tot[12]_tot[12]_mux_50_OUT<11>)
     DSP48A1:B11               3.108          A1/Mmult_n0193
    ----------------------------------------
    Total                     11.044ns (5.054ns logic, 5.990ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/baud_clk'
  Clock period: 9.529ns (frequency: 104.941MHz)
  Total number of paths / destination ports: 80871 / 162
-------------------------------------------------------------------------
Delay:               9.529ns (Levels of Logic = 7)
  Source:            U1/tx_data_19 (FF)
  Destination:       U1/tx_data_31 (FF)
  Source Clock:      U1/baud_clk rising
  Destination Clock: U1/baud_clk rising

  Data Path: U1/tx_data_19 to U1/tx_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  U1/tx_data_19 (U1/tx_data_19)
     LUT6:I0->O            1   0.203   0.827  U1/GND_11_o_tx_data[31]_equal_14_o<31>11 (U1/GND_11_o_tx_data[31]_equal_14_o<31>11)
     LUT4:I0->O            6   0.203   0.745  U1/GND_11_o_tx_data[31]_equal_14_o<31>15 (U1/GND_11_o_tx_data[31]_equal_14_o<31>1)
     LUT6:I5->O            3   0.205   0.651  U1/GND_11_o_tx_data[31]_equal_40_o<31>11 (U1/GND_11_o_tx_data[31]_equal_40_o<31>1)
     LUT4:I3->O           13   0.205   0.933  U1/GND_11_o_tx_data[31]_equal_40_o<31>1 (U1/GND_11_o_tx_data[31]_equal_40_o)
     LUT6:I5->O           34   0.205   1.321  U1/_n0296_inv31 (U1/_n0296_inv3)
     LUT6:I5->O            1   0.205   0.580  U1/_n0296_inv3_SW0 (N112)
     LUT5:I4->O           32   0.205   1.291  U1/_n0296_inv3 (U1/_n0296_inv)
     FDE:CE                    0.322          U1/tx_data_0
    ----------------------------------------
    Total                      9.529ns (2.200ns logic, 7.329ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              6.456ns (Levels of Logic = 2)
  Source:            din (PAD)
  Destination:       A1/Mmult_n0193 (DSP)
  Destination Clock: clk rising

  Data Path: din to A1/Mmult_n0193
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.273  din_IBUF (din_IBUF)
     LUT6:I0->O            3   0.203   0.650  A1/Mmux_tot[12]_tot[12]_mux_50_OUT121 (A1/tot[12]_tot[12]_mux_50_OUT<8>)
     DSP48A1:B8                3.108          A1/Mmult_n0193
    ----------------------------------------
    Total                      6.456ns (4.533ns logic, 1.923ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            A1/sc (FF)
  Destination:       sc (PAD)
  Source Clock:      clk rising

  Data Path: A1/sc to sc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  A1/sc (A1/sc)
     OBUF:I->O                 2.571          sc_OBUF (sc)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/baud_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U1/txd (FF)
  Destination:       txd (PAD)
  Source Clock:      U1/baud_clk rising

  Data Path: U1/txd to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  U1/txd (U1/txd)
     OBUF:I->O                 2.571          txd_OBUF (txd)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.157ns (Levels of Logic = 3)
  Source:            gsw (PAD)
  Destination:       gas (PAD)

  Data Path: gsw to gas
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  gsw_IBUF (gsw_IBUF)
     INV:I->O              1   0.206   0.579  G1/led1_INV_0 (gas_OBUF)
     OBUF:I->O                 2.571          gas_OBUF (gas)
    ----------------------------------------
    Total                      5.157ns (3.999ns logic, 1.158ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/baud_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/baud_clk    |    9.529|         |         |         |
clk            |    2.743|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.044|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.40 secs
 
--> 

Total memory usage is 4506800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  195 (   0 filtered)
Number of infos    :    3 (   0 filtered)

