{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403517040574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403517040575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:50:40 2014 " "Processing started: Mon Jun 23 10:50:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403517040575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403517040575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SubSimulation -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403517040575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403517041006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsimulation.v 1 1 " "Found 1 design units, including 1 entities, in source file subsimulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubSimulation " "Found entity 1: SubSimulation" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_r4 " "Found entity 1: online_adder_r4" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_adder_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SEG7_LUT.v(29) " "Verilog HDL Expression warning at SEG7_LUT.v(29): truncated literal to match 6 bits" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SEG7_LUT.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1403517041085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_r4 " "Found entity 1: tester_r4" {  } { { "tester_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/tester_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_sub_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_sub_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_sub_r4 " "Found entity 1: online_sub_r4" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403517041091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403517041091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SubSimulation " "Elaborating entity \"SubSimulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403517041128 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 0 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041132 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(85) " "Verilog HDL warning at SubSimulation.v(85): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 85 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403517041132 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(134) " "Verilog HDL warning at SubSimulation.v(134): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403517041132 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(86) " "Verilog HDL warning at SubSimulation.v(86): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 86 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403517041133 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041134 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041135 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041135 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041136 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041136 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041137 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041137 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041137 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041137 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(113) " "Verilog HDL warning at SubSimulation.v(113): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 113 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403517041137 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041138 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041138 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041139 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 1 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 1" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041139 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041140 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041141 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041141 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041142 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041142 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041142 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041143 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041143 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041143 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041144 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041144 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041144 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 2 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 2" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041144 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041146 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041146 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041147 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041147 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041147 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041148 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041148 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041148 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041149 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041149 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041149 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041150 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 3 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 3" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041150 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041152 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041152 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041152 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041153 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041153 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041153 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041154 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041154 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041155 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041155 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041155 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041156 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 4 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 4" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041156 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041157 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041157 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041158 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041158 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041159 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041159 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041159 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041160 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041160 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041161 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041161 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041161 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 5 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 5" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041161 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041162 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041163 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041163 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041164 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041164 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041164 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041165 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041165 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041165 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041166 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041166 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041166 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 6 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 6" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041166 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041168 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041168 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041168 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041169 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041169 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041170 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041170 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041170 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041170 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041171 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041171 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041171 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 7 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 7" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041171 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041173 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041173 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041174 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041174 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041174 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041175 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041175 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041175 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041176 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041176 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041177 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041177 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test  # 8 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test  # 8" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041177 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041180 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041180 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041181 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041181 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041182 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041183 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041183 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041184 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041184 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041185 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041185 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403517041185 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(123) " "Verilog HDL warning at SubSimulation.v(123): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 123 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403517041185 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "result SubSimulation.v(64) " "Verilog HDL warning at SubSimulation.v(64): initial value for variable result should be constant" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 64 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1403517041185 "|SubSimulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "online_sub_r4 online_sub_r4:uut " "Elaborating entity \"online_sub_r4\" for hierarchy \"online_sub_r4:uut\"" {  } { { "SubSimulation.v" "uut" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403517041198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(38) " "Verilog HDL assignment warning at online_sub_r4.v(38): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403517041199 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_sub_r4.v(39) " "Verilog HDL assignment warning at online_sub_r4.v(39): truncated value with size 32 to match size of target (4)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403517041199 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(42) " "Verilog HDL assignment warning at online_sub_r4.v(42): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403517041200 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_sub_r4.v(43) " "Verilog HDL assignment warning at online_sub_r4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403517041200 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(46) " "Verilog HDL assignment warning at online_sub_r4.v(46): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403517041200 "|SubSimulation|online_sub_r4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester_r4 tester_r4:subTest " "Elaborating entity \"tester_r4\" for hierarchy \"tester_r4:subTest\"" {  } { { "SubSimulation.v" "subTest" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403517041201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1403517041854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403517041854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403517041892 "|SubSimulation|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1403517041892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1403517041893 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1403517041893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1403517041893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403517041942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:50:41 2014 " "Processing ended: Mon Jun 23 10:50:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403517041942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403517041942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403517041942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403517041942 ""}
