	component xcvr_test_system_xcvr_user_tx_fifo_converter_0 is
		port (
			data_pattern_generator_pattern_out                : out std_logic_vector(63 downto 0);                     -- export
			data_pattern_generator_pattern_out_clk            : in  std_logic                      := 'X';             -- export
			data_pattern_generator_pattern_out_fifo_write_clk : in  std_logic                      := 'X';             -- export
			data_pattern_generator_pattern_out_fifo_write     : in  std_logic_vector(127 downto 0) := (others => 'X'); -- export
			data_pattern_generator_tx_fifo_rdempty            : out std_logic;                                         -- export
			data_pattern_generator_tx_fifo_wrfull             : out std_logic;                                         -- export
			data                                              : out std_logic_vector(127 downto 0);                    -- datain
			wrreq                                             : out std_logic;                                         -- wrreq
			rdreq                                             : out std_logic;                                         -- rdreq
			wrclk                                             : out std_logic;                                         -- wrclk
			rdclk                                             : out std_logic;                                         -- rdclk
			q                                                 : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- dataout
			rdempty                                           : in  std_logic                      := 'X';             -- rdempty
			wrfull                                            : in  std_logic                      := 'X'              -- wrfull
		);
	end component xcvr_test_system_xcvr_user_tx_fifo_converter_0;

