/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_1_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_2_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_3_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_4_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_5_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_6_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_7_ctrl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_ctrl/t_8_ctrl.asm
