<stg><name>conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12></name>


<trans_list>

<trans id="613" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="4" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="43" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:0  %pX_5_loc_0 = alloca i32

]]></Node>
<StgValue><ssdm name="pX_5_loc_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:1  %sX_5_loc_0 = alloca i32

]]></Node>
<StgValue><ssdm name="sX_5_loc_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:2  %pY_5_loc_0 = alloca i32

]]></Node>
<StgValue><ssdm name="pY_5_loc_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:3  %sY_5_loc_0 = alloca i32

]]></Node>
<StgValue><ssdm name="sY_5_loc_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl3:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl3:5  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
codeRepl3:6  %tmpdata_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="tmpdata_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
codeRepl3:7  %layer_out_i = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer_out_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:8  %sX_5_load = load i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="sX_5_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:9  %sY_5_load = load i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="sY_5_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:10  %pY_5_load = load i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="pY_5_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
codeRepl3:11  %pX_5_load = load i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="pX_5_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:12  %layer_out_i_addr = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layer_out_i_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:13  %layer_out_i_addr_1 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:14  %layer_out_i_addr_2 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:15  %layer_out_i_addr_3 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:16  %layer_out_i_addr_67 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_67"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:17  %layer_out_i_addr_5 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:18  %layer_out_i_addr_6 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:19  %layer_out_i_addr_7 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:20  %layer_out_i_addr_8 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:21  %layer_out_i_addr_9 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:22  %layer_out_i_addr_10 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:23  %layer_out_i_addr_11 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:24  %layer_out_i_addr_12 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:25  %layer_out_i_addr_13 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:26  %layer_out_i_addr_14 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_14"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:27  %layer_out_i_addr_15 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:28  %layer_out_i_addr_16 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_16"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:29  %layer_out_i_addr_17 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_17"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:30  %layer_out_i_addr_18 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_18"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:31  %layer_out_i_addr_19 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_19"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:32  %layer_out_i_addr_20 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_20"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:33  %layer_out_i_addr_21 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_21"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:34  %layer_out_i_addr_22 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_22"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:35  %layer_out_i_addr_23 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_23"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:36  %layer_out_i_addr_24 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_24"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:37  %layer_out_i_addr_25 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_25"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:38  %layer_out_i_addr_26 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_26"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:39  %layer_out_i_addr_27 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_27"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:40  %layer_out_i_addr_28 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_28"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:41  %layer_out_i_addr_29 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_29"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:42  %layer_out_i_addr_30 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_30"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:43  %layer_out_i_addr_31 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_31"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:44  %layer_out_i_addr_32 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_32"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:45  %layer_out_i_addr_33 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_33"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:46  %layer_out_i_addr_34 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_34"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:47  %layer_out_i_addr_35 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_35"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:48  %layer_out_i_addr_36 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_36"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:49  %layer_out_i_addr_37 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_37"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:50  %layer_out_i_addr_38 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_38"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:51  %layer_out_i_addr_39 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:52  %layer_out_i_addr_40 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_40"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:53  %layer_out_i_addr_41 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_41"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:54  %layer_out_i_addr_42 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_42"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:55  %layer_out_i_addr_43 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_43"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:56  %layer_out_i_addr_44 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_44"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:57  %layer_out_i_addr_45 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_45"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:58  %layer_out_i_addr_46 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_46"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:59  %layer_out_i_addr_47 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_47"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:60  %layer_out_i_addr_48 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_48"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:61  %layer_out_i_addr_49 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_49"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:62  %layer_out_i_addr_50 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_50"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:63  %layer_out_i_addr_51 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_51"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:64  %layer_out_i_addr_52 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_52"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:65  %layer_out_i_addr_53 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_53"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:66  %layer_out_i_addr_54 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_54"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:67  %layer_out_i_addr_55 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_55"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:68  %layer_out_i_addr_56 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_56"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:69  %layer_out_i_addr_57 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_57"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:70  %layer_out_i_addr_58 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_58"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:71  %layer_out_i_addr_59 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_59"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:72  %layer_out_i_addr_60 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_60"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:73  %layer_out_i_addr_61 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_61"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:74  %layer_out_i_addr_62 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_62"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:75  %layer_out_i_addr_63 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_63"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl3:76  store i32 %sY_5_load, i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl3:77  store i32 %pY_5_load, i32* %pY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl3:78  store i32 %sX_5_load, i32* %sX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl3:79  store i32 %pX_5_load, i32* %pX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
codeRepl3:80  br label %0

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i8 [ 0, %codeRepl3 ], [ %i, %.backedge ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln206 = icmp eq i8 %i_0_i, -31

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 225, i64 225, i64 225)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i = add i8 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12>.exit", label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0">
<![CDATA[
conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln273"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i1_0_i = phi i7 [ %i1, %1 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:1  %icmp_ln208 = icmp eq i7 %i1_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:3  %i1 = add i7 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln208, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln210 = zext i7 %i1_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tmpdata_V_addr = getelementptr [64 x i16]* %tmpdata_V, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="tmpdata_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:3  store i16 %tmp_V, i16* %tmpdata_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16">
<![CDATA[
:4  call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"([64 x i16]* %tmpdata_V, [576 x i16]* @layer_in_V)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %pX_5_loc_0_load = load i32* %pX_5_loc_0

]]></Node>
<StgValue><ssdm name="pX_5_loc_0_load"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sX_5_loc_0_load_1 = load i32* %sX_5_loc_0

]]></Node>
<StgValue><ssdm name="sX_5_loc_0_load_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %pY_5_loc_0_load = load i32* %pY_5_loc_0

]]></Node>
<StgValue><ssdm name="pY_5_loc_0_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sY_5_loc_0_load_1 = load i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="sY_5_loc_0_load_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16">
<![CDATA[
:4  call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"([64 x i16]* %tmpdata_V, [576 x i16]* @layer_in_V)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln215 = icmp eq i32 %sX_5_loc_0_load_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln215_10 = icmp eq i32 %sY_5_loc_0_load_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln215_10"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_190 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_5_loc_0_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %icmp_ln215_11 = icmp sgt i31 %tmp_190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_11"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_191 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_5_loc_0_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10  %icmp_ln215_12 = icmp sgt i31 %tmp_191, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_12"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln215 = and i1 %icmp_ln215, %icmp_ln215_10

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln215_7 = and i1 %icmp_ln215_11, %icmp_ln215_12

]]></Node>
<StgValue><ssdm name="and_ln215_7"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln215_8 = and i1 %and_ln215_7, %and_ln215

]]></Node>
<StgValue><ssdm name="and_ln215_8"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %and_ln215_8, label %hls_label_21_begin, label %._crit_edge42.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21_begin:1  %rbegin45_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([136 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_16_MC_AC_4_MC_AC_I_3) nounwind

]]></Node>
<StgValue><ssdm name="rbegin45_i"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21_begin:2  br label %.preheader80.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:0  %acc_V_63_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_63_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_63_0"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:1  %acc_V_62_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_62_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_62_0"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:2  %acc_V_61_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_61_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_61_0"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:3  %acc_V_60_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_60_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_60_0"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:4  %acc_V_59_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_59_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_59_0"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:5  %acc_V_58_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_58_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_58_0"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:6  %acc_V_57_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_57_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_57_0"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:7  %acc_V_56_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_56_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_56_0"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:8  %acc_V_55_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_55_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_55_0"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:9  %acc_V_54_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_54_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_54_0"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:10  %acc_V_53_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_53_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_53_0"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:11  %acc_V_52_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_52_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_52_0"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:12  %acc_V_51_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_51_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_51_0"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:13  %acc_V_50_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_50_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_50_0"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:14  %acc_V_49_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_49_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_49_0"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:15  %acc_V_48_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_48_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_48_0"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:16  %acc_V_47_0 = phi i16 [ 0, %hls_label_21_begin ], [ %acc_47_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_47_0"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:17  %acc_V_46_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_46_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_46_0"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:18  %acc_V_45_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_45_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_45_0"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:19  %acc_V_44_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_44_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_44_0"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:20  %acc_V_43_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_43_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_43_0"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:21  %acc_V_42_0 = phi i16 [ 512, %hls_label_21_begin ], [ %acc_42_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_42_0"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:22  %acc_V_41_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_41_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_41_0"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:23  %acc_V_40_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_40_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_40_0"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:24  %acc_V_39_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_39_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_39_0"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:25  %acc_V_38_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_38_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_38_0"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:26  %acc_V_37_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_37_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_37_0"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:27  %acc_V_36_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_36_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_36_0"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:28  %acc_V_35_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_35_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_35_0"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:29  %acc_V_34_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_34_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_34_0"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:30  %acc_V_33_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_33_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_33_0"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:31  %acc_V_32_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_32_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_32_0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:32  %acc_V_31_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_31_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_31_0"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:33  %acc_V_30_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_30_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_30_0"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:34  %acc_V_29_0 = phi i16 [ 512, %hls_label_21_begin ], [ %acc_29_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_29_0"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:35  %acc_V_28_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_28_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_28_0"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:36  %acc_V_27_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_27_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_27_0"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:37  %acc_V_26_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_26_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_26_0"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:38  %acc_V_25_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_25_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_25_0"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:39  %acc_V_24_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_24_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_24_0"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:40  %acc_V_23_0 = phi i16 [ 512, %hls_label_21_begin ], [ %acc_23_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_23_0"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:41  %acc_V_22_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_22_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_22_0"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:42  %acc_V_21_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_21_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_21_0"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:43  %acc_V_20_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_20_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_20_0"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:44  %acc_V_19_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_19_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_19_0"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:45  %acc_V_18_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_18_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_18_0"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:46  %acc_V_17_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_17_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_17_0"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:47  %acc_V_16_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_16_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_16_0"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:48  %acc_V_15_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_15_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_15_0"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:49  %acc_V_14_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_14_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_14_0"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:50  %acc_V_13_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_13_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_13_0"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:51  %acc_V_12_0 = phi i16 [ -128, %hls_label_21_begin ], [ %acc_12_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_12_0"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:52  %acc_V_11_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_11_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_11_0"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:53  %acc_V_10_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_10_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_10_0"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:54  %acc_V_9_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_9_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_9_0"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:55  %acc_V_8_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_8_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_8_0"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:56  %acc_V_7_0 = phi i16 [ 512, %hls_label_21_begin ], [ %acc_7_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_7_0"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:57  %acc_V_6_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_6_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_6_0"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:58  %acc_V_5_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_5_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_5_0"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:59  %acc_V_4_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_4_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_4_0"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:60  %acc_V_3_0 = phi i16 [ 128, %hls_label_21_begin ], [ %acc_3_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_3_0"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:61  %acc_V_2_0 = phi i16 [ 256, %hls_label_21_begin ], [ %acc_2_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_2_0"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:62  %acc_V_1_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_1_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_1_0"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:63  %acc_V_0_0 = phi i16 [ 384, %hls_label_21_begin ], [ %acc_0_V, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="acc_V_0_0"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:64  %in_index = phi i10 [ 0, %hls_label_21_begin ], [ %ir, %hls_label_24 ]

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader80.i.i.i:65  %icmp_ln336 = icmp eq i10 %in_index, -448

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80.i.i.i:66  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader80.i.i.i:67  %ir = add i10 %in_index, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80.i.i.i:68  br i1 %icmp_ln336, label %"nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end", label %hls_label_24

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
hls_label_24:2  %zext_ln344 = zext i10 %in_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:3  %layer_in_V_addr = getelementptr [576 x i16]* @layer_in_V, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="layer_in_V_addr"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
hls_label_24:4  %layer_in_V_load = load i16* %layer_in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="layer_in_V_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="383" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:5  %w12_V_addr = getelementptr [576 x i383]* @w12_V, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="w12_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="383" op_0_bw="10">
<![CDATA[
hls_label_24:6  %w12_V_load = load i383* %w12_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w12_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="235" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
hls_label_24:4  %layer_in_V_load = load i16* %layer_in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="layer_in_V_load"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="383" op_0_bw="10">
<![CDATA[
hls_label_24:6  %w12_V_load = load i383* %w12_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w12_V_load"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="383">
<![CDATA[
hls_label_24:7  %trunc_ln344 = trunc i383 %w12_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln344"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:9  %tmp_127 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:11  %tmp_128 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:13  %tmp_129 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:15  %tmp_130 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:17  %tmp_131 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:19  %tmp_132 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:21  %tmp_133 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:23  %tmp_134 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:25  %tmp_135 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:27  %tmp_136 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 60, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:29  %tmp_137 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 66, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:31  %tmp_138 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 72, i32 77)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:33  %tmp_139 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 78, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:35  %tmp_140 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 84, i32 89)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:37  %tmp_141 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 90, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:39  %tmp_142 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 96, i32 101)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:41  %tmp_143 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 102, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:43  %tmp_144 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 108, i32 113)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:45  %tmp_145 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 114, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:47  %tmp_146 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 120, i32 125)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:49  %tmp_147 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 126, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:51  %tmp_148 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 132, i32 137)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:53  %tmp_149 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 138, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:55  %tmp_150 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 144, i32 149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:57  %tmp_151 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 150, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:59  %tmp_152 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 156, i32 161)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:61  %tmp_153 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 162, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:63  %tmp_154 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 168, i32 173)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:65  %tmp_155 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 174, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:67  %tmp_156 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 180, i32 185)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:69  %tmp_157 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 186, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:71  %tmp_158 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 192, i32 197)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:73  %tmp_159 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 198, i32 203)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:75  %tmp_160 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 204, i32 209)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:77  %tmp_161 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 210, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:79  %tmp_162 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 216, i32 221)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:81  %tmp_163 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 222, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:83  %tmp_164 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 228, i32 233)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:85  %tmp_165 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 234, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:87  %tmp_166 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 240, i32 245)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:89  %tmp_167 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 246, i32 251)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:91  %tmp_168 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 252, i32 257)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:93  %tmp_169 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 258, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:95  %tmp_170 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 264, i32 269)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:97  %tmp_171 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 270, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:99  %tmp_172 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 276, i32 281)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:101  %tmp_173 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 282, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:103  %tmp_174 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 288, i32 293)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:105  %tmp_175 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 294, i32 299)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:107  %tmp_176 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 300, i32 305)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:109  %tmp_177 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 306, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:111  %tmp_178 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 312, i32 317)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:113  %tmp_179 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 318, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:115  %tmp_180 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 324, i32 329)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:117  %tmp_181 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 330, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:119  %tmp_182 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 336, i32 341)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:121  %tmp_183 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 342, i32 347)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:123  %tmp_184 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 348, i32 353)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:125  %tmp_185 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 354, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:127  %tmp_186 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 360, i32 365)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:129  %tmp_187 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 366, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:131  %tmp_188 = call i6 @_ssdm_op_PartSelect.i6.i383.i32.i32(i383 %w12_V_load, i32 372, i32 377)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="5" op_1_bw="383" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24:133  %tmp_189 = call i5 @_ssdm_op_PartSelect.i5.i383.i32.i32(i383 %w12_V_load, i32 378, i32 382)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="301" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:8  %tmpmult_0_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %trunc_ln344)

]]></Node>
<StgValue><ssdm name="tmpmult_0_V"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:10  %tmpmult_1_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_127)

]]></Node>
<StgValue><ssdm name="tmpmult_1_V"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:12  %tmpmult_2_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_128)

]]></Node>
<StgValue><ssdm name="tmpmult_2_V"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:14  %tmpmult_3_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_129)

]]></Node>
<StgValue><ssdm name="tmpmult_3_V"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:16  %tmpmult_4_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_130)

]]></Node>
<StgValue><ssdm name="tmpmult_4_V"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:18  %tmpmult_5_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_131)

]]></Node>
<StgValue><ssdm name="tmpmult_5_V"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:20  %tmpmult_6_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmpmult_6_V"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:22  %tmpmult_7_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmpmult_7_V"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:24  %tmpmult_8_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmpmult_8_V"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:26  %tmpmult_9_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_135)

]]></Node>
<StgValue><ssdm name="tmpmult_9_V"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:28  %tmpmult_10_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmpmult_10_V"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:30  %tmpmult_11_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_137)

]]></Node>
<StgValue><ssdm name="tmpmult_11_V"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:32  %tmpmult_12_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_138)

]]></Node>
<StgValue><ssdm name="tmpmult_12_V"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:34  %tmpmult_13_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_139)

]]></Node>
<StgValue><ssdm name="tmpmult_13_V"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:36  %tmpmult_14_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_140)

]]></Node>
<StgValue><ssdm name="tmpmult_14_V"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:38  %tmpmult_15_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmpmult_15_V"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:40  %tmpmult_16_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmpmult_16_V"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:42  %tmpmult_17_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmpmult_17_V"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:44  %tmpmult_18_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_144)

]]></Node>
<StgValue><ssdm name="tmpmult_18_V"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:46  %tmpmult_19_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmpmult_19_V"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:48  %tmpmult_20_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_146)

]]></Node>
<StgValue><ssdm name="tmpmult_20_V"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:50  %tmpmult_21_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_147)

]]></Node>
<StgValue><ssdm name="tmpmult_21_V"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:52  %tmpmult_22_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_148)

]]></Node>
<StgValue><ssdm name="tmpmult_22_V"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:54  %tmpmult_23_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmpmult_23_V"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:56  %tmpmult_24_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_150)

]]></Node>
<StgValue><ssdm name="tmpmult_24_V"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:58  %tmpmult_25_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmpmult_25_V"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:60  %tmpmult_26_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmpmult_26_V"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:62  %tmpmult_27_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmpmult_27_V"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:64  %tmpmult_28_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmpmult_28_V"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:66  %tmpmult_29_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_155)

]]></Node>
<StgValue><ssdm name="tmpmult_29_V"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:68  %tmpmult_30_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_156)

]]></Node>
<StgValue><ssdm name="tmpmult_30_V"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:70  %tmpmult_31_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_157)

]]></Node>
<StgValue><ssdm name="tmpmult_31_V"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:72  %tmpmult_32_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_158)

]]></Node>
<StgValue><ssdm name="tmpmult_32_V"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:74  %tmpmult_33_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_159)

]]></Node>
<StgValue><ssdm name="tmpmult_33_V"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:76  %tmpmult_34_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmpmult_34_V"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:78  %tmpmult_35_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmpmult_35_V"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:80  %tmpmult_36_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_162)

]]></Node>
<StgValue><ssdm name="tmpmult_36_V"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:82  %tmpmult_37_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_163)

]]></Node>
<StgValue><ssdm name="tmpmult_37_V"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:84  %tmpmult_38_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_164)

]]></Node>
<StgValue><ssdm name="tmpmult_38_V"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:86  %tmpmult_39_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_165)

]]></Node>
<StgValue><ssdm name="tmpmult_39_V"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:88  %tmpmult_40_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmpmult_40_V"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:90  %tmpmult_41_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_167)

]]></Node>
<StgValue><ssdm name="tmpmult_41_V"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:92  %tmpmult_42_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_168)

]]></Node>
<StgValue><ssdm name="tmpmult_42_V"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:94  %tmpmult_43_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_169)

]]></Node>
<StgValue><ssdm name="tmpmult_43_V"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:96  %tmpmult_44_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_170)

]]></Node>
<StgValue><ssdm name="tmpmult_44_V"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:98  %tmpmult_45_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_171)

]]></Node>
<StgValue><ssdm name="tmpmult_45_V"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:100  %tmpmult_46_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_172)

]]></Node>
<StgValue><ssdm name="tmpmult_46_V"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:102  %tmpmult_47_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_173)

]]></Node>
<StgValue><ssdm name="tmpmult_47_V"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:104  %tmpmult_48_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_174)

]]></Node>
<StgValue><ssdm name="tmpmult_48_V"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:106  %tmpmult_49_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_175)

]]></Node>
<StgValue><ssdm name="tmpmult_49_V"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:108  %tmpmult_50_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmpmult_50_V"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:110  %tmpmult_51_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_177)

]]></Node>
<StgValue><ssdm name="tmpmult_51_V"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:112  %tmpmult_52_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmpmult_52_V"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:114  %tmpmult_53_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_179)

]]></Node>
<StgValue><ssdm name="tmpmult_53_V"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:116  %tmpmult_54_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_180)

]]></Node>
<StgValue><ssdm name="tmpmult_54_V"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:118  %tmpmult_55_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_181)

]]></Node>
<StgValue><ssdm name="tmpmult_55_V"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:120  %tmpmult_56_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_182)

]]></Node>
<StgValue><ssdm name="tmpmult_56_V"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:122  %tmpmult_57_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmpmult_57_V"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:124  %tmpmult_58_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_184)

]]></Node>
<StgValue><ssdm name="tmpmult_58_V"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:126  %tmpmult_59_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_185)

]]></Node>
<StgValue><ssdm name="tmpmult_59_V"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:128  %tmpmult_60_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_186)

]]></Node>
<StgValue><ssdm name="tmpmult_60_V"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:130  %tmpmult_61_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmpmult_61_V"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:132  %tmpmult_62_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_188)

]]></Node>
<StgValue><ssdm name="tmpmult_62_V"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="5">
<![CDATA[
hls_label_24:134  %sext_ln344 = sext i5 %tmp_189 to i6

]]></Node>
<StgValue><ssdm name="sext_ln344"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:135  %op_V_assign_4_0_s = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %sext_ln344)

]]></Node>
<StgValue><ssdm name="op_V_assign_4_0_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln337"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:8  %tmpmult_0_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %trunc_ln344)

]]></Node>
<StgValue><ssdm name="tmpmult_0_V"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:10  %tmpmult_1_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_127)

]]></Node>
<StgValue><ssdm name="tmpmult_1_V"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:12  %tmpmult_2_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_128)

]]></Node>
<StgValue><ssdm name="tmpmult_2_V"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:14  %tmpmult_3_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_129)

]]></Node>
<StgValue><ssdm name="tmpmult_3_V"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:16  %tmpmult_4_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_130)

]]></Node>
<StgValue><ssdm name="tmpmult_4_V"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:18  %tmpmult_5_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_131)

]]></Node>
<StgValue><ssdm name="tmpmult_5_V"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:20  %tmpmult_6_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmpmult_6_V"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:22  %tmpmult_7_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmpmult_7_V"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:24  %tmpmult_8_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmpmult_8_V"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:26  %tmpmult_9_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_135)

]]></Node>
<StgValue><ssdm name="tmpmult_9_V"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:28  %tmpmult_10_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmpmult_10_V"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:30  %tmpmult_11_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_137)

]]></Node>
<StgValue><ssdm name="tmpmult_11_V"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:32  %tmpmult_12_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_138)

]]></Node>
<StgValue><ssdm name="tmpmult_12_V"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:34  %tmpmult_13_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_139)

]]></Node>
<StgValue><ssdm name="tmpmult_13_V"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:36  %tmpmult_14_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_140)

]]></Node>
<StgValue><ssdm name="tmpmult_14_V"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:38  %tmpmult_15_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmpmult_15_V"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:40  %tmpmult_16_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmpmult_16_V"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:42  %tmpmult_17_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmpmult_17_V"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:44  %tmpmult_18_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_144)

]]></Node>
<StgValue><ssdm name="tmpmult_18_V"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:46  %tmpmult_19_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmpmult_19_V"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:48  %tmpmult_20_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_146)

]]></Node>
<StgValue><ssdm name="tmpmult_20_V"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:50  %tmpmult_21_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_147)

]]></Node>
<StgValue><ssdm name="tmpmult_21_V"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:52  %tmpmult_22_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_148)

]]></Node>
<StgValue><ssdm name="tmpmult_22_V"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:54  %tmpmult_23_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmpmult_23_V"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:56  %tmpmult_24_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_150)

]]></Node>
<StgValue><ssdm name="tmpmult_24_V"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:58  %tmpmult_25_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmpmult_25_V"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:60  %tmpmult_26_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmpmult_26_V"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:62  %tmpmult_27_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmpmult_27_V"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:64  %tmpmult_28_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmpmult_28_V"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:66  %tmpmult_29_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_155)

]]></Node>
<StgValue><ssdm name="tmpmult_29_V"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:68  %tmpmult_30_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_156)

]]></Node>
<StgValue><ssdm name="tmpmult_30_V"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:70  %tmpmult_31_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_157)

]]></Node>
<StgValue><ssdm name="tmpmult_31_V"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:72  %tmpmult_32_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_158)

]]></Node>
<StgValue><ssdm name="tmpmult_32_V"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:74  %tmpmult_33_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_159)

]]></Node>
<StgValue><ssdm name="tmpmult_33_V"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:76  %tmpmult_34_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmpmult_34_V"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:78  %tmpmult_35_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmpmult_35_V"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:80  %tmpmult_36_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_162)

]]></Node>
<StgValue><ssdm name="tmpmult_36_V"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:82  %tmpmult_37_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_163)

]]></Node>
<StgValue><ssdm name="tmpmult_37_V"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:84  %tmpmult_38_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_164)

]]></Node>
<StgValue><ssdm name="tmpmult_38_V"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:86  %tmpmult_39_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_165)

]]></Node>
<StgValue><ssdm name="tmpmult_39_V"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:88  %tmpmult_40_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmpmult_40_V"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:90  %tmpmult_41_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_167)

]]></Node>
<StgValue><ssdm name="tmpmult_41_V"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:92  %tmpmult_42_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_168)

]]></Node>
<StgValue><ssdm name="tmpmult_42_V"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:94  %tmpmult_43_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_169)

]]></Node>
<StgValue><ssdm name="tmpmult_43_V"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:96  %tmpmult_44_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_170)

]]></Node>
<StgValue><ssdm name="tmpmult_44_V"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:98  %tmpmult_45_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_171)

]]></Node>
<StgValue><ssdm name="tmpmult_45_V"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:100  %tmpmult_46_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_172)

]]></Node>
<StgValue><ssdm name="tmpmult_46_V"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:102  %tmpmult_47_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_173)

]]></Node>
<StgValue><ssdm name="tmpmult_47_V"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:104  %tmpmult_48_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_174)

]]></Node>
<StgValue><ssdm name="tmpmult_48_V"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:106  %tmpmult_49_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_175)

]]></Node>
<StgValue><ssdm name="tmpmult_49_V"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:108  %tmpmult_50_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmpmult_50_V"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:110  %tmpmult_51_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_177)

]]></Node>
<StgValue><ssdm name="tmpmult_51_V"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:112  %tmpmult_52_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmpmult_52_V"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:114  %tmpmult_53_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_179)

]]></Node>
<StgValue><ssdm name="tmpmult_53_V"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:116  %tmpmult_54_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_180)

]]></Node>
<StgValue><ssdm name="tmpmult_54_V"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:118  %tmpmult_55_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_181)

]]></Node>
<StgValue><ssdm name="tmpmult_55_V"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:120  %tmpmult_56_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_182)

]]></Node>
<StgValue><ssdm name="tmpmult_56_V"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:122  %tmpmult_57_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmpmult_57_V"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:124  %tmpmult_58_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_184)

]]></Node>
<StgValue><ssdm name="tmpmult_58_V"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:126  %tmpmult_59_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_185)

]]></Node>
<StgValue><ssdm name="tmpmult_59_V"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:128  %tmpmult_60_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_186)

]]></Node>
<StgValue><ssdm name="tmpmult_60_V"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:130  %tmpmult_61_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmpmult_61_V"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:132  %tmpmult_62_V = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %tmp_188)

]]></Node>
<StgValue><ssdm name="tmpmult_62_V"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_24:135  %op_V_assign_4_0_s = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %layer_in_V_load, i6 %sext_ln344)

]]></Node>
<StgValue><ssdm name="op_V_assign_4_0_s"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:136  %acc_0_V = add i16 %acc_V_0_0, %tmpmult_0_V

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:137  %acc_1_V = add i16 %acc_V_1_0, %tmpmult_1_V

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:138  %acc_2_V = add i16 %acc_V_2_0, %tmpmult_2_V

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:139  %acc_3_V = add i16 %acc_V_3_0, %tmpmult_3_V

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:140  %acc_4_V = add i16 %acc_V_4_0, %tmpmult_4_V

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:141  %acc_5_V = add i16 %acc_V_5_0, %tmpmult_5_V

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:142  %acc_6_V = add i16 %acc_V_6_0, %tmpmult_6_V

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:143  %acc_7_V = add i16 %acc_V_7_0, %tmpmult_7_V

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:144  %acc_8_V = add i16 %acc_V_8_0, %tmpmult_8_V

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:145  %acc_9_V = add i16 %acc_V_9_0, %tmpmult_9_V

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:146  %acc_10_V = add i16 %acc_V_10_0, %tmpmult_10_V

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:147  %acc_11_V = add i16 %acc_V_11_0, %tmpmult_11_V

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:148  %acc_12_V = add i16 %acc_V_12_0, %tmpmult_12_V

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:149  %acc_13_V = add i16 %acc_V_13_0, %tmpmult_13_V

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:150  %acc_14_V = add i16 %acc_V_14_0, %tmpmult_14_V

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:151  %acc_15_V = add i16 %acc_V_15_0, %tmpmult_15_V

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:152  %acc_16_V = add i16 %acc_V_16_0, %tmpmult_16_V

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:153  %acc_17_V = add i16 %acc_V_17_0, %tmpmult_17_V

]]></Node>
<StgValue><ssdm name="acc_17_V"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:154  %acc_18_V = add i16 %acc_V_18_0, %tmpmult_18_V

]]></Node>
<StgValue><ssdm name="acc_18_V"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:155  %acc_19_V = add i16 %acc_V_19_0, %tmpmult_19_V

]]></Node>
<StgValue><ssdm name="acc_19_V"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:156  %acc_20_V = add i16 %acc_V_20_0, %tmpmult_20_V

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:157  %acc_21_V = add i16 %acc_V_21_0, %tmpmult_21_V

]]></Node>
<StgValue><ssdm name="acc_21_V"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:158  %acc_22_V = add i16 %acc_V_22_0, %tmpmult_22_V

]]></Node>
<StgValue><ssdm name="acc_22_V"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:159  %acc_23_V = add i16 %acc_V_23_0, %tmpmult_23_V

]]></Node>
<StgValue><ssdm name="acc_23_V"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:160  %acc_24_V = add i16 %acc_V_24_0, %tmpmult_24_V

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:161  %acc_25_V = add i16 %acc_V_25_0, %tmpmult_25_V

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:162  %acc_26_V = add i16 %acc_V_26_0, %tmpmult_26_V

]]></Node>
<StgValue><ssdm name="acc_26_V"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:163  %acc_27_V = add i16 %acc_V_27_0, %tmpmult_27_V

]]></Node>
<StgValue><ssdm name="acc_27_V"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:164  %acc_28_V = add i16 %acc_V_28_0, %tmpmult_28_V

]]></Node>
<StgValue><ssdm name="acc_28_V"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:165  %acc_29_V = add i16 %acc_V_29_0, %tmpmult_29_V

]]></Node>
<StgValue><ssdm name="acc_29_V"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:166  %acc_30_V = add i16 %acc_V_30_0, %tmpmult_30_V

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:167  %acc_31_V = add i16 %acc_V_31_0, %tmpmult_31_V

]]></Node>
<StgValue><ssdm name="acc_31_V"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:168  %acc_32_V = add i16 %acc_V_32_0, %tmpmult_32_V

]]></Node>
<StgValue><ssdm name="acc_32_V"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:169  %acc_33_V = add i16 %acc_V_33_0, %tmpmult_33_V

]]></Node>
<StgValue><ssdm name="acc_33_V"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:170  %acc_34_V = add i16 %acc_V_34_0, %tmpmult_34_V

]]></Node>
<StgValue><ssdm name="acc_34_V"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:171  %acc_35_V = add i16 %acc_V_35_0, %tmpmult_35_V

]]></Node>
<StgValue><ssdm name="acc_35_V"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:172  %acc_36_V = add i16 %acc_V_36_0, %tmpmult_36_V

]]></Node>
<StgValue><ssdm name="acc_36_V"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:173  %acc_37_V = add i16 %acc_V_37_0, %tmpmult_37_V

]]></Node>
<StgValue><ssdm name="acc_37_V"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:174  %acc_38_V = add i16 %acc_V_38_0, %tmpmult_38_V

]]></Node>
<StgValue><ssdm name="acc_38_V"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:175  %acc_39_V = add i16 %acc_V_39_0, %tmpmult_39_V

]]></Node>
<StgValue><ssdm name="acc_39_V"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:176  %acc_40_V = add i16 %acc_V_40_0, %tmpmult_40_V

]]></Node>
<StgValue><ssdm name="acc_40_V"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:177  %acc_41_V = add i16 %acc_V_41_0, %tmpmult_41_V

]]></Node>
<StgValue><ssdm name="acc_41_V"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:178  %acc_42_V = add i16 %acc_V_42_0, %tmpmult_42_V

]]></Node>
<StgValue><ssdm name="acc_42_V"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:179  %acc_43_V = add i16 %acc_V_43_0, %tmpmult_43_V

]]></Node>
<StgValue><ssdm name="acc_43_V"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:180  %acc_44_V = add i16 %acc_V_44_0, %tmpmult_44_V

]]></Node>
<StgValue><ssdm name="acc_44_V"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:181  %acc_45_V = add i16 %acc_V_45_0, %tmpmult_45_V

]]></Node>
<StgValue><ssdm name="acc_45_V"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:182  %acc_46_V = add i16 %acc_V_46_0, %tmpmult_46_V

]]></Node>
<StgValue><ssdm name="acc_46_V"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:183  %acc_47_V = add i16 %acc_V_47_0, %tmpmult_47_V

]]></Node>
<StgValue><ssdm name="acc_47_V"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:184  %acc_48_V = add i16 %acc_V_48_0, %tmpmult_48_V

]]></Node>
<StgValue><ssdm name="acc_48_V"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:185  %acc_49_V = add i16 %acc_V_49_0, %tmpmult_49_V

]]></Node>
<StgValue><ssdm name="acc_49_V"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:186  %acc_50_V = add i16 %acc_V_50_0, %tmpmult_50_V

]]></Node>
<StgValue><ssdm name="acc_50_V"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:187  %acc_51_V = add i16 %acc_V_51_0, %tmpmult_51_V

]]></Node>
<StgValue><ssdm name="acc_51_V"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:188  %acc_52_V = add i16 %acc_V_52_0, %tmpmult_52_V

]]></Node>
<StgValue><ssdm name="acc_52_V"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:189  %acc_53_V = add i16 %acc_V_53_0, %tmpmult_53_V

]]></Node>
<StgValue><ssdm name="acc_53_V"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:190  %acc_54_V = add i16 %acc_V_54_0, %tmpmult_54_V

]]></Node>
<StgValue><ssdm name="acc_54_V"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:191  %acc_55_V = add i16 %acc_V_55_0, %tmpmult_55_V

]]></Node>
<StgValue><ssdm name="acc_55_V"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:192  %acc_56_V = add i16 %acc_V_56_0, %tmpmult_56_V

]]></Node>
<StgValue><ssdm name="acc_56_V"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:193  %acc_57_V = add i16 %acc_V_57_0, %tmpmult_57_V

]]></Node>
<StgValue><ssdm name="acc_57_V"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:194  %acc_58_V = add i16 %acc_V_58_0, %tmpmult_58_V

]]></Node>
<StgValue><ssdm name="acc_58_V"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:195  %acc_59_V = add i16 %acc_V_59_0, %tmpmult_59_V

]]></Node>
<StgValue><ssdm name="acc_59_V"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:196  %acc_60_V = add i16 %acc_V_60_0, %tmpmult_60_V

]]></Node>
<StgValue><ssdm name="acc_60_V"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:197  %acc_61_V = add i16 %acc_V_61_0, %tmpmult_61_V

]]></Node>
<StgValue><ssdm name="acc_61_V"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:198  %acc_62_V = add i16 %acc_V_62_0, %tmpmult_62_V

]]></Node>
<StgValue><ssdm name="acc_62_V"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_24:199  %acc_63_V = add i16 %acc_V_63_0, %op_V_assign_4_0_s

]]></Node>
<StgValue><ssdm name="acc_63_V"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24:200  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24:201  br label %.preheader80.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="498" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:0  store i16 %acc_V_0_0, i16* %layer_out_i_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:1  store i16 %acc_V_1_0, i16* %layer_out_i_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="500" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:2  store i16 %acc_V_2_0, i16* %layer_out_i_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:3  store i16 %acc_V_3_0, i16* %layer_out_i_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="502" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:4  store i16 %acc_V_4_0, i16* %layer_out_i_addr_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:5  store i16 %acc_V_5_0, i16* %layer_out_i_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="504" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:6  store i16 %acc_V_6_0, i16* %layer_out_i_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:7  store i16 %acc_V_7_0, i16* %layer_out_i_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="506" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:8  store i16 %acc_V_8_0, i16* %layer_out_i_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:9  store i16 %acc_V_9_0, i16* %layer_out_i_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="508" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:10  store i16 %acc_V_10_0, i16* %layer_out_i_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:11  store i16 %acc_V_11_0, i16* %layer_out_i_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="510" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:12  store i16 %acc_V_12_0, i16* %layer_out_i_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:13  store i16 %acc_V_13_0, i16* %layer_out_i_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="512" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:14  store i16 %acc_V_14_0, i16* %layer_out_i_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:15  store i16 %acc_V_15_0, i16* %layer_out_i_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="514" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:16  store i16 %acc_V_16_0, i16* %layer_out_i_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:17  store i16 %acc_V_17_0, i16* %layer_out_i_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="516" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:18  store i16 %acc_V_18_0, i16* %layer_out_i_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:19  store i16 %acc_V_19_0, i16* %layer_out_i_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="518" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:20  store i16 %acc_V_20_0, i16* %layer_out_i_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:21  store i16 %acc_V_21_0, i16* %layer_out_i_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="520" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:22  store i16 %acc_V_22_0, i16* %layer_out_i_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:23  store i16 %acc_V_23_0, i16* %layer_out_i_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="522" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:24  store i16 %acc_V_24_0, i16* %layer_out_i_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:25  store i16 %acc_V_25_0, i16* %layer_out_i_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="524" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:26  store i16 %acc_V_26_0, i16* %layer_out_i_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:27  store i16 %acc_V_27_0, i16* %layer_out_i_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="526" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:28  store i16 %acc_V_28_0, i16* %layer_out_i_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:29  store i16 %acc_V_29_0, i16* %layer_out_i_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="528" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:30  store i16 %acc_V_30_0, i16* %layer_out_i_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:31  store i16 %acc_V_31_0, i16* %layer_out_i_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="530" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:32  store i16 %acc_V_32_0, i16* %layer_out_i_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:33  store i16 %acc_V_33_0, i16* %layer_out_i_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="532" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:34  store i16 %acc_V_34_0, i16* %layer_out_i_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:35  store i16 %acc_V_35_0, i16* %layer_out_i_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="534" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:36  store i16 %acc_V_36_0, i16* %layer_out_i_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:37  store i16 %acc_V_37_0, i16* %layer_out_i_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="536" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:38  store i16 %acc_V_38_0, i16* %layer_out_i_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:39  store i16 %acc_V_39_0, i16* %layer_out_i_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="538" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:40  store i16 %acc_V_40_0, i16* %layer_out_i_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:41  store i16 %acc_V_41_0, i16* %layer_out_i_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="540" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:42  store i16 %acc_V_42_0, i16* %layer_out_i_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:43  store i16 %acc_V_43_0, i16* %layer_out_i_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="542" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:44  store i16 %acc_V_44_0, i16* %layer_out_i_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:45  store i16 %acc_V_45_0, i16* %layer_out_i_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="544" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:46  store i16 %acc_V_46_0, i16* %layer_out_i_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:47  store i16 %acc_V_47_0, i16* %layer_out_i_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="546" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:48  store i16 %acc_V_48_0, i16* %layer_out_i_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:49  store i16 %acc_V_49_0, i16* %layer_out_i_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="548" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:50  store i16 %acc_V_50_0, i16* %layer_out_i_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="549" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:51  store i16 %acc_V_51_0, i16* %layer_out_i_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="550" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:52  store i16 %acc_V_52_0, i16* %layer_out_i_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:53  store i16 %acc_V_53_0, i16* %layer_out_i_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="552" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:54  store i16 %acc_V_54_0, i16* %layer_out_i_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="553" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:55  store i16 %acc_V_55_0, i16* %layer_out_i_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="554" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:56  store i16 %acc_V_56_0, i16* %layer_out_i_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:57  store i16 %acc_V_57_0, i16* %layer_out_i_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="556" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:58  store i16 %acc_V_58_0, i16* %layer_out_i_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:59  store i16 %acc_V_59_0, i16* %layer_out_i_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="558" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:60  store i16 %acc_V_60_0, i16* %layer_out_i_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:61  store i16 %acc_V_61_0, i16* %layer_out_i_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="560" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:62  store i16 %acc_V_62_0, i16* %layer_out_i_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:63  store i16 %acc_V_63_0, i16* %layer_out_i_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:64  %rend46_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([136 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_16_MC_AC_4_MC_AC_I_3, i32 %rbegin45_i) nounwind

]]></Node>
<StgValue><ssdm name="rend46_i"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end:65  br label %3

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="564" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_ic_0_i = phi i7 [ 0, %"nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>.region_end" ], [ %i_ic, %4 ]

]]></Node>
<StgValue><ssdm name="i_ic_0_i"/></StgValue>
</operation>

<operation id="565" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln226 = icmp eq i7 %i_ic_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_ic = add i7 %i_ic_0_i, 1

]]></Node>
<StgValue><ssdm name="i_ic"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln226, label %hls_label_21_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln228 = zext i7 %i_ic_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %layer_out_i_addr_4 = getelementptr [64 x i16]* %layer_out_i, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_4"/></StgValue>
</operation>

<operation id="571" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="6">
<![CDATA[
:3  %res_pack_V = load i16* %layer_out_i_addr_4, align 2

]]></Node>
<StgValue><ssdm name="res_pack_V"/></StgValue>
</operation>

<operation id="572" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21_end:0  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str55, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_8" val="1"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21_end:1  br label %._crit_edge42.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge42.i:0  %pX_5_loc_0_load_1 = load i32* %pX_5_loc_0

]]></Node>
<StgValue><ssdm name="pX_5_loc_0_load_1"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge42.i:1  %icmp_ln237 = icmp eq i32 %pX_5_loc_0_load_1, 14

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge42.i:2  br i1 %icmp_ln237, label %5, label %9

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln215" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sX_5_loc_0_load = load i32* %sX_5_loc_0

]]></Node>
<StgValue><ssdm name="sX_5_loc_0_load"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln250 = add nsw i32 %pX_5_loc_0_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln250"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %add_ln250, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln215" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln252 = add i32 %sX_5_loc_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252

]]></Node>
<StgValue><ssdm name="select_ln252"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  store i32 %select_ln252, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:6  store i32 %select_ln252, i32* %sX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  store i32 %add_ln250, i32* %pX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %pY_5_loc_0_load_1 = load i32* %pY_5_loc_0

]]></Node>
<StgValue><ssdm name="pY_5_loc_0_load_1"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 0, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln241 = icmp eq i32 %pY_5_loc_0_load_1, 14

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln241, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln215_10" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln215_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sY_5_loc_0_load = load i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="sY_5_loc_0_load"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln245 = add nsw i32 %pY_5_loc_0_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %add_ln245, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln215_10" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln215_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln247 = add i32 %sY_5_loc_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln247 = select i1 %icmp_ln215_10, i32 2, i32 %add_ln247

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %select_ln247, i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  store i32 %add_ln245, i32* %pY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="598" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="600" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 0, i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="601" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  store i32 0, i32* %pY_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="602" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp><and_exp><literal name="and_ln215_8" val="0"/>
<literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln226"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="6">
<![CDATA[
:3  %res_pack_V = load i16* %layer_out_i_addr_4, align 2

]]></Node>
<StgValue><ssdm name="res_pack_V"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %res_pack_V)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="607" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %sY_5_loc_0_load_2 = load i32* %sY_5_loc_0

]]></Node>
<StgValue><ssdm name="sY_5_loc_0_load_2"/></StgValue>
</operation>

<operation id="608" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %sY_5_loc_0_load_2, i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="609" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:2  store i32 0, i32* %sX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="610" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %pX_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="611" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
