{"Changdae Kim": [0.9947121143341064, ["Virtualizing performance asymmetric multi-core systems", ["Youngjin Kwon", "Changdae Kim", "Seung Ryoul Maeng", "Jaehyuk Huh"], "https://doi.org/10.1145/2000064.2000071", 12, "isca", 2011]], "Min Kyu Jeong": [0.9969375878572464, ["Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput", ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "https://doi.org/10.1145/2000064.2000100", 12, "isca", 2011]], "Doe Hyun Yoon": [0.990086242556572, ["Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput", ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "https://doi.org/10.1145/2000064.2000100", 12, "isca", 2011]], "Jaehyuk Huh": [1, ["Virtualizing performance asymmetric multi-core systems", ["Youngjin Kwon", "Changdae Kim", "Seung Ryoul Maeng", "Jaehyuk Huh"], "https://doi.org/10.1145/2000064.2000071", 12, "isca", 2011]], "Seung Ryoul Maeng": [1, ["Virtualizing performance asymmetric multi-core systems", ["Youngjin Kwon", "Changdae Kim", "Seung Ryoul Maeng", "Jaehyuk Huh"], "https://doi.org/10.1145/2000064.2000071", 12, "isca", 2011]], "Jung Ho Ahn": [0.9047393798828125, ["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", 12, "isca", 2011]], "Chang Joo Lee": [0.998660683631897, ["Prefetch-aware shared resource management for multi-core systems", ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2000064.2000081", 12, "isca", 2011]], "Changkyu Kim": [0.9941879659891129, ["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", 12, "isca", 2011]], "Jungju Oh": [0.9125818461179733, ["TLSync: support for multiple fast barriers using on-chip transmission lines", ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "https://doi.org/10.1145/2000064.2000078", 12, "isca", 2011]], "Youngjin Kwon": [0.9949708133935928, ["Virtualizing performance asymmetric multi-core systems", ["Youngjin Kwon", "Changdae Kim", "Seung Ryoul Maeng", "Jaehyuk Huh"], "https://doi.org/10.1145/2000064.2000071", 12, "isca", 2011]], "Yunsup Lee": [0.9917759895324707, ["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", 12, "isca", 2011]]}