strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa5be260e50>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa5bdfc6150>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa5bdfa6650>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bde58350>",
		fillcolor=turquoise,
		label="34:BL
next_state <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5bde58310>]",
		style=filled,
		typ=Block];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"34:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdfc6510>",
		fillcolor=turquoise,
		label="33:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5bde58dd0>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:BL" -> "34:IF"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5bdfa3110>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdf56bd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bf7bf450>",
		fillcolor=turquoise,
		label="26:BL
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5be31ee50>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdfa6450>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5be260950>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5be260650>",
		fillcolor=turquoise,
		label="29:BL
next_state <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5be260a50>]",
		style=filled,
		typ=Block];
	"29:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdfa6850>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5bdf4e4d0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"Leaf_23:AL" -> "13:AL";
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdfa3210>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 1'b0;
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5bdfa3890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fa5bdf4ecd0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_13:AL"];
	"15:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "13:AL";
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5bdfa6e90>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL" -> "23:AL";
	"43:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa5bde58f10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="43:AS
out = (present_state == 1'b1)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_13:AL" -> "43:AS";
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bdfb1550>",
		fillcolor=turquoise,
		label="19:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5bdfb1250>]",
		style=filled,
		typ=Block];
	"19:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"26:IF" -> "26:BL"	[cond="['in']",
		label=in,
		lineno=26];
	"26:IF" -> "29:BL"	[cond="['in']",
		label="!(in)",
		lineno=26];
	"33:CA" -> "33:BL"	[cond="[]",
		lineno=None];
	"25:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"15:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"23:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"34:IF" -> "34:BL"	[cond="['in']",
		label=in,
		lineno=34];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5bde584d0>",
		fillcolor=turquoise,
		label="37:BL
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5bde58990>]",
		style=filled,
		typ=Block];
	"34:IF" -> "37:BL"	[cond="['in']",
		label="!(in)",
		lineno=34];
	"37:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
}
