0.6
2017.4
Dec 15 2017
21:07:18
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sim_1/imports/new/SCPU_tb.v,1652713328,verilog,,,,SCPU_tb,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sim_1/new/datapath_tb.v,1652778056,verilog,,,,datapath_tb,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/ADC32.v,1646222408,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_ALU_2/Exp01_ALU_2.srcs/sources_1/new/ALU.v,,ADC32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX2T1_32.v,1645613514,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX8T1_32.v,1646039397,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/REG32.v,,MUX8T1_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/SCPU.v,1651479037,verilog,,,,SCPU,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/SignalExt_32.v,1645623489,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/add_32.v,,SignalExt_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/add_32.v,1645614922,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/and32.v,,add_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/and32.v,1645616914,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/nor32.v,,and32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/nor32.v,1645617009,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or32.v,,nor32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or32.v,1645616957,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or_bit_32.v,,or32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or_bit_32.v,1645617769,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_Reg/Exp01_Reg.srcs/sources_1/new/regs.v,,or_bit_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/srl32.v,1645617435,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/xor32.v,,srl32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/xor32.v,1645617084,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sim_1/new/datapath_tb.v,,xor32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_ALU_2/Exp01_ALU_2.srcs/sources_1/new/ALU.v,1651747288,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/DataPath.v,,ALU,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_Reg/Exp01_Reg.srcs/sources_1/new/regs.v,1646641024,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/srl32.v,,regs,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/DataPath.v,1652087116,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/ImmGen.v,,DataPath_more,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/ImmGen.v,1652079846,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX2T1_32.v,,ImmGen,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v,1649387341,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX8T1_32.v,,MUX4T1_32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/REG32.v,1648890160,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/SignalExt_32.v,,REG32,,,,,,,,
D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/SCPU_ctrl.v,1652085096,verilog,,D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sim_1/imports/new/SCPU_tb.v,,SCPU_ctrl_more,,,,,,,,
