push and pop instructions latency and throughput
64 bit mode
Operands:
r  = register
I  = immediate constant
M  = memory
F  = flags
SP = stack pointer




Throughput: push , operand: R 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87722     100041     106025     206276          0          0      31754 
     87694     100008     106025     206277          0          1      31755 
     87691     100004     106025     206276          0          1      31756 
     87692     100007     106025     206276          0          1      31756 
     87692     100005     106025     206275          0          1      31755 
     87694     100002     106025     206275          0          1      31753 
     87692     100002     106025     206275          0          1      31754 
     87691     100002     106025     206275          0          1      31751 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     82788     100507     106025     206294      33928     100003        756 
     82504     100165     106025     206285      33972     100001        754 
     82490     100154     106025     206280      33867     100001        753 
     82407     100051     106025     206279      34175     100002        752 
     82380     100023     106025     206276      34239     100000        751 
     82376     100015     106025     206276      34247     100000        751 
     82380     100017     106025     206275      33566     100000        751 
     82376     100013     106025     206275      34243     100000        751 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     84998     100061     106025     206275       3508      34504     106302 
     84953     100007     106025     206276       3511      34002     106312 
     84945     100001     106025     206275       3500      34003     106280 
     84949     100003     106025     206275       3500      34000     106280 
     84947     100003     106025     206275       3500      33999     106280 
     84947     100002     106025     206275       3500      34000     106280 
     84947     100002     106025     206275       3500      34001     106280 
     84945     100002     106025     206275       3500      34000     106280 


Throughput: push , operand: SP 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    112773     129534     106025     302197      22008      27765      32793 
    123085     140401     106025     302193      22372      29034      31807 
    114917     131148     106025     302163      21831      29395      32415 
    111463     127171     106025     302135      22827      28253      32564 
    111881     127757     106025     302133      21956      29110      31244 
    110850     126494     106025     302147      20446      30846      30878 
    114219     130338     106025     302161      21500      28913      32189 
    122868     140184     106025     302199      22406      28894      31924 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     94147     100430     106025     302057      43483     100021      29316 
     93915     100190     106025     302025      43303     100002      29329 
     94038     100330     106025     302025      42747     100003      29240 
    104125     111151     106025     302175      37815     100137      29327 
    121092     129643     106025     302278      35537     100149      31081 
    119062     127268     106025     302397      36193     100273      29696 
    122553     130842     106025     302057      35263     100378      33505 
    123105     131362     106025     302053      34327     100135      32323 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93768     100036     106025     302025      30505      21031     202070 
     93731     100008     106025     302025      30503      21066     202066 
     93724     100006     106025     302025      30506      21112     202078 
     93733     100005     106025     302025      30496      21095     202068 
     93735     100006     106025     302025      30494      21086     202070 
     93744     100003     106025     302025      30496      21067     202040 
     93748     100004     106025     302025      30496      21067     202040 
     93756     100004     106025     302025      30486      21050     202040 


Throughput: push , operand: M 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87896     100240     106025     308025          0          0      80004 
     87749     100072     106025     308025          0          0      78007 
     87750     100070     106025     308025          0          1      80015 
     87750     100073     106025     308025          0          0      78007 
     87716     100032     106025     308025          0          0      80671 
     87712     100033     106025     308025          0          0      78005 
    119086     102672     106025     308393         59         62      76902 
     84971     100032     106025     308025          0          0      80671 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87914     100264     106025     308025      82005     100022          0 
     87746     100071     106025     308025      84004     100000          1 
     87712     100032     106025     308025      81337     100000          1 
     87710     100032     106025     308025      84004     100000          1 
     87710     100030     106025     308025      81337     100000          1 
     87712     100033     106025     308025      84004     100000          1 
     87712     100032     106025     308025      81337     100000          0 
     87714     100031     106025     308025      84004     100000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    107353     100910     106026     308226       5798      39732     208311 
     87754     100073     106025     308025       6002      37998     208043 
     87749     100071     106025     308025       6002      37998     208043 
     87755     100071     106025     308025       6004      37998     208043 
     87717     100030     106025     308025       6000      38001     208037 
     87715     100030     106025     308025       6000      38000     208037 
     87717     100030     106025     308025       6000      38001     208037 
     87721     100030     106025     308025       6000      38000     208037 


Throughput: push , operand: F 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87768     100091     106025     408025      44001     100003      26002 
     87751     100072     106025     408025      44002     100003      26002 
     87754     100075     106025     408025      44002     100004      26002 
     87754     100073     106025     408025      44002     100003      26002 
     87714     100028     106025     408025      44004     100004      26002 
     87713     100030     106025     408025      44004     100004      26002 
     87716     100031     106025     408025      44004     100004      26002 
     87712     100029     106025     408025      44004     100004      26002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85011     100073     106025     408025      36002     100001       4000 
     85012     100073     106025     408025      36003     100001       4001 
     85010     100073     106025     408025      36002     100000       4001 
     85014     100073     106025     408025      36003     100001       4001 
     85010     100073     106025     408025      36003     100001       4001 
     84972     100029     106025     408025      36003     100001       4001 
     84972     100029     106025     408025      36003     100001       4001 
     84976     100031     106025     408025      36003     100001       4001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87753     100072     106025     408025      58009      38002     308058 
     87752     100073     106025     408025      58010      38001     308059 
     87716     100031     106025     408025      58004      38001     308049 
     87714     100031     106025     408025      58004      38001     308049 
     87711     100028     106025     408025      58004      38001     308049 
     87716     100031     106025     408025      58004      38001     308049 
     87712     100029     106025     408025      58004      38001     308049 
     87714     100029     106025     408025      58004      38001     308049 


Throughput: pop , operand: R 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44147      50291     106016     108017          0          1      50000 
     43846      50049     106016     108017          0          1      50000 
     43937      50047     106016     108017          0          1      50000 
     43815      50018     106016     108017          0          1      50000 
     43913      50018     106016     108017          0          1      50000 
     43810      50018     106016     108017          0          1      50000 
     43913      50018     106016     108017          0          1      50000 
     43815      50021     106016     108017          0          1      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     47157      50277     106016     108017      50000          1       1393 
     46897      50045     106016     108017      50000          1       1381 
     46903      50043     106016     108017      50000          1       1379 
     46936      50047     106016     108017      50000          1       1380 
     46845      50019     106016     108017      50000          1       1380 
     46933      50019     106016     108017      50000          1       1378 
     46833      50020     106016     108017      50000          1       1396 
     46931      50019     106016     108017      50000          1       1378 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44033      50278     106016     108017       4630          1     108056 
     43929      50046     106016     108017       4622          1     108054 
     43833      50045     106016     108017       4627          1     108047 
     43927      50048     106016     108017       4636          1     108053 
     43820      50019     106016     108017       4621          1     108027 
     43892      50019     106016     108017       4623          1     108031 
     43830      50019     106016     108017       4605          1     108027 
     43880      50018     106016     108017       4605          1     108027 


Throughput: pop , operand: SP 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    260689     316469     106016     304017      49182      49921      50001 
    260567     316325     106016     304017      48319      49703      50000 
    261496     317454     106016     304017      49225      49503      50001 
    261355     317277     106016     304017      49018      49247      50000 
    260927     316764     106016     304017      49132      49572      50001 
    260750     316550     106016     304017      49164      49667      50000 
    261395     317329     106016     304017      49341      49179      50001 
    261371     317301     106016     304017      49187      49700      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    269360     317067     106016     304017      50000          1      51255 
    269842     317639     106016     304017      50001          1      50278 
    269056     316732     106016     304017      50000          1      51477 
    268802     316443     106016     304017      50001          1      50821 
    269848     317684     106016     304017      50000          1      50429 
    269481     317250     106016     304017      50001          1      51482 
    269081     316767     106016     304017      50000          1      51268 
    268812     316442     106016     304017      50001          1      50821 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    286735     316400     106016     304017      51729          1     304065 
    287391     317194     106016     304017      50069          1     304063 
    288271     318167     106016     304017      51220          1     304055 
    287847     317625     106016     304017      51350          1     304035 
    287327     317121     106016     304017      50863          1     304035 
    286869     316624     106016     304017      52053          1     304039 
    318055     320221     106016     304384      52343          3     304655 
    278497     317642     106016     304017      50075          1     304036 


Throughput: pop , operand: M 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    117903     130111     106016     308017          0          1      71716 
    115118     127022     106016     308017          0          1      72016 
    117502     129733     106016     308017          0          1      71805 
    115129     127030     106016     308017          0          1      72003 
    117534     129704     106016     308017          0          1      71808 
    115042     127013     106016     308017          0          1      72005 
    117562     129704     106016     308017          0          1      71808 
    115094     127030     106016     308017          0          1      72003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     94188     100470     106016     308017      84000     100011          1 
     93809     100070     106016     308017      82998     100001          1 
     93806     100075     106016     308017      83990     100001          1 
     93798     100073     106016     308017      82999     100001          1 
     93788     100071     106016     308017      83908     100001          1 
     93741     100027     106016     308017      82997     100001          1 
     93752     100029     106016     308017      82004     100001          1 
     93754     100029     106016     308017      82998     100001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87748     100067     106016     308017       6003      39008     208037 
     87749     100069     106016     308017       6002      38030     208037 
     87716     100031     106016     308017       6000      39010     208030 
     87751     100071     106016     308017       6002      38094     208037 
     87714     100027     106016     308017       6000      39010     208030 
     87712     100028     106016     308017       6000      40002     208030 
     87714     100030     106016     308017       6000      39010     208030 
     87712     100027     106016     308017       6000      40002     208030 


Throughput: pop , operand: F 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1834097    2024125     106089     904242      26022     150050      50014 
   1828889    2028357     106089     904609      24722     150118      50016 
   1799089    2026909     106089     904615      25751     150115      50017 
   1750955    2027857     106090     904550      25279     150138      50020 
   1718552    2028259     106089     904609      24751     150121      50016 
   1697442    2027058     106089     904609      25970     150119      50016 
   1618277    2024084     106089     904242      26022     150050      50014 
   1633348    2026967     106089     904609      26086     150117      50016 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   2008203    2285948     106089     909220      50067         60      89634 
   1967744    2283234     106089     908451      50055         60      89909 
   1813845    2202174     106089     907105      50048         52      92743 
   1678497    2037652     106089     904632      50024         51      99681 
   1696518    2027276     106090     904553      50028         54     100011 
   1654327    2026391     106089     904609      50027         58     100096 
   1637551    2026849     106089     904609      50028         58     100096 
   1571946    2023976     106089     904242      50021         50     100008 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1774860    2024127     106089     904242     226039         19     904229 
   1774958    2024127     106089     904242     226039         19     904229 
   1774870    2024125     106089     904242     226039         19     904229 
   1811791    2028397     106090     904551     226183         20     904563 
   1804651    2029565     106090     904898     226838         23     904944 
   1719404    2024087     106089     904242     226029         19     904199 
   1719376    2024084     106089     904242     226029         19     904199 
   1733047    2026927     106089     904609     226148         21     904604 


Throughput: push , operand: I 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87719     100034     106025     206031          0          0      32993 
     87696     100008     106025     206027          0          1      32997 
     87696     100006     106025     206026          0          1      32997 
     87698     100008     106025     206027          0          1      33000 
     87694     100004     106025     206026          0          1      33001 
     87690     100004     106025     206026          0          1      33002 
     87698     100007     106025     206025          0          1      33001 
     87692     100004     106025     206026          0          1      33001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     93750     100029     106025     206030      32346     100000        667 
     93732     100008     106025     206026      32342     100000        667 
     93740     100006     106025     206027      32339     100000        667 
     93739     100003     106025     206026      32338     100000        667 
     93746     100003     106025     206025      32336     100000        667 
     93756     100004     106025     206026      32339     100000        667 
    134349     101070     106026     206230      32361     100017        714 
     95201     101574     106025     206036      32608     100000        684 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87712     100026     106025     206031       3345      34664     106057 
     87690     100005     106025     206026       3345      34667     106061 
     87690     100004     106025     206026       3346      34668     106059 
     87688     100005     106025     206026       3335      34668     106033 
     87690     100005     106025     206026       3336      34668     106033 
     87684     100004     106025     206026       3336      34668     106033 
     87690     100005     106025     206025       3335      34669     106032 
     87690     100004     106025     206026       3336      34668     106033 


