# Load canceled
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:33 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(84): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(91): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(121): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(139): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(220): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(223): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 13:35:33 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:33 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:35:33 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:33 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:35:33 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 13:35:33 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 282500 ps  Iteration: 1  Instance: /tb_controller
# --RI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 382500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 402500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 422500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for imm_signed
#    Time: 522500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 542500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 562500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 582500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 582500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 597500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 597500 ps  Iteration: 1  Instance: /tb_controller
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 657500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 662500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 667500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 672500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 677500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 682500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 692500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 697500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 702500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 707500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 712500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 717500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# IR has not been activated... Simulation aborted.
# ===================================================================
do test_Extend.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:44 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture synth of extend
# End time: 13:35:44 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:44 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:35:44 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:44 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Extend
# -- Compiling architecture testbench of tb_Extend
# ** Warning: ../testbench/tb_Extend.vhd(40): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Extend.vhd(42): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:35:44 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:35:45 on Oct 21,2017, Elapsed time: 0:00:12
# Errors: 42, Warnings: 23
# vsim tb_Extend 
# Start time: 13:35:45 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_extend(testbench)
# Loading work.extend(fast)
# - Extend unit test:
# ===================================================================
# Simulation is successful
# ===================================================================
do test_IR.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/IR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IR
# -- Compiling architecture synth of IR
# End time: 13:35:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:35:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_IR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_IR
# -- Compiling architecture testbench of tb_IR
# ** Warning: ../testbench/tb_IR.vhd(42): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_IR.vhd(44): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:35:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:35:57 on Oct 21,2017, Elapsed time: 0:00:12
# Errors: 0, Warnings: 22
# vsim tb_IR 
# Start time: 13:35:57 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_ir(testbench)
# Loading work.ir(fast)
# ===================================================================
# Simulation is successful
# ===================================================================
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:03 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 13:36:03 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:03 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:36:03 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:03 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:36:03 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:36:04 on Oct 21,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 22
# vsim tb_PC 
# Start time: 13:36:04 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# ** Error: Unexpected output value for addr
#    Time: 12500 ps  Iteration: 1  Instance: /tb_pc
# - reset_n test...
# ** Error: Unexpected output value for addr
#    Time: 27500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 32500 ps  Iteration: 1  Instance: /tb_pc
# - sel_imm test...
# ** Error: Unexpected output value for addr
#    Time: 37500 ps  Iteration: 1  Instance: /tb_pc
# - sel_a test...
# ** Error: Unexpected output value for addr
#    Time: 42500 ps  Iteration: 1  Instance: /tb_pc
# - add_imm test...
# ** Error: Unexpected output value for addr
#    Time: 47500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 52500 ps  Iteration: 1  Instance: /tb_pc
# - enable test...
# ** Error: Unexpected output value for addr
#    Time: 57500 ps  Iteration: 1  Instance: /tb_pc
# - pc+4 test...
# ** Error: Unexpected output value for addr
#    Time: 62500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 67500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 72500 ps  Iteration: 1  Instance: /tb_pc
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful with warnings.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:27 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 13:38:27 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:27 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:38:27 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:27 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:38:27 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:38:28 on Oct 21,2017, Elapsed time: 0:02:24
# Errors: 11, Warnings: 22
# vsim tb_PC 
# Start time: 13:38:28 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# - reset_n test...
# - sel_imm test...
# - sel_a test...
# - add_imm test...
# - enable test...
# - pc+4 test...
# ===================================================================
# Simulation is successful
# ===================================================================
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:08 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(84): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(91): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(121): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(139): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(220): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(223): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 13:39:08 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:08 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:39:08 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:08 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:39:08 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:39:09 on Oct 21,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 28
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:39:09 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# --srl
# --addi
# --ldw
# --stw
# --break
# --and
# ===================================================================
# Simulation is successful
# ===================================================================
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:13 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(84): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(91): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(121): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(139): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(220): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(223): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 13:39:14 on Oct 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:14 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:39:14 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:14 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:39:14 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:39:15 on Oct 21,2017, Elapsed time: 0:00:06
# Errors: 0, Warnings: 28
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 13:39:15 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 282500 ps  Iteration: 1  Instance: /tb_controller
# --RI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 382500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 402500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 422500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 462500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 477500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 492500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 507500 ps  Iteration: 1  Instance: /tb_controller
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for imm_signed
#    Time: 522500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 542500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 562500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 582500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 582500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 597500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 597500 ps  Iteration: 1  Instance: /tb_controller
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 657500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 662500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 667500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 672500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 677500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 682500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 692500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 697500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 702500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 707500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 712500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for branch_op
#    Time: 717500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# IR has not been activated... Simulation aborted.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful with warnings.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:45 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(217): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(220): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:24:45 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:45 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:24:45 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:45 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:24:45 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:24:47 on Oct 21,2017, Elapsed time: 2:45:32
# Errors: 42, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:24:47 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 187500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 187500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 187500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 232500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 232500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 232500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# --RI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 277500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 517500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 537500 ps  Iteration: 1  Instance: /tb_controller
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 602500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# ** Error: Unexpected output value for pc_sel_a
#    Time: 762500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 762500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_pc
#    Time: 762500 ps  Iteration: 1  Instance: /tb_controller
# --JMP test:-------------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 782500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_sel_a
#    Time: 782500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 782500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 802500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_sel_a
#    Time: 802500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 802500 ps  Iteration: 1  Instance: /tb_controller
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 822500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 822500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Load canceled
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful with warnings.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:01 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(218): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(221): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:27:01 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:01 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:27:01 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:01 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:27:01 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:27:02 on Oct 21,2017, Elapsed time: 0:02:15
# Errors: 66, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:27:02 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 602500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 622500 ps  Iteration: 1  Instance: /tb_controller
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_pc
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 4 errors.
# Compile of controller.vhd failed with 2 errors.
# Compile of controller.vhd was successful with warnings.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(218): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(221): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:33:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:33:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:33:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:33:24 on Oct 21,2017, Elapsed time: 0:06:22
# Errors: 8, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:33:24 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 362500 ps  Iteration: 1  Instance: /tb_controller
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# ** Error: Unexpected output value for op_alu
#    Time: 602500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 622500 ps  Iteration: 1  Instance: /tb_controller
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_pc
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful with warnings.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(218): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(221): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:39:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:39:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:22 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:39:22 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:39:23 on Oct 21,2017, Elapsed time: 0:05:59
# Errors: 8, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:39:23 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# ** Error: Unexpected output value for rf_wren
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_pc
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful with warnings.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:17 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(221): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(224): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:44:17 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:17 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:44:17 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:17 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:44:17 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:44:18 on Oct 21,2017, Elapsed time: 0:04:55
# Errors: 5, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:44:18 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_sel_a
#    Time: 847500 ps  Iteration: 1  Instance: /tb_controller
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_a
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful with warnings.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(233): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(236): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 16:55:36 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 16:55:36 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:55:37 on Oct 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 16:55:38 on Oct 21,2017, Elapsed time: 0:11:20
# Errors: 4, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 16:55:38 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# ** Error: Unexpected output value for pc_sel_a
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_sel_imm
#    Time: 907500 ps  Iteration: 1  Instance: /tb_controller
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful with warnings.
do test_Controller.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(85): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(88): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(237): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../vhdl/controller.vhd(240): (vcom-1186) Array type case expression must be of a locally static subtype.
# End time: 17:00:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 17:00:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:56 on Oct 21,2017
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 17:00:56 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:00:57 on Oct 21,2017, Elapsed time: 0:05:19
# Errors: 2, Warnings: 27
# vsim tb_Controller -Gtext_in=Controller/in.txt 
# Start time: 17:00:57 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# --R_OP test:------------------------------------------------------------
# --RI_OP test:-----------------------------------------------------------
# --I_OP test:------------------------------------------------------------
# --UI_OP test:-----------------------------------------------------------
# --LOAD test:------------------------------------------------------------
# --STORE test:-----------------------------------------------------------
# --BRANCH test:----------------------------------------------------------
# ** Warning: br: Make sure that with the given op_alu value, the ALU will always return 1.
#    Time: 687500 ps  Iteration: 1  Instance: /tb_controller
# --CALL test:------------------------------------------------------------
# --CALLR test:-----------------------------------------------------------
# --JMP test:-------------------------------------------------------------
# --JMPI test:--------------------------------------------------
# --BREAK test:-----------------------------------------------------------
# ===================================================================
# Simulation is successful
# ===================================================================
# End time: 17:03:16 on Oct 21,2017, Elapsed time: 0:02:19
# Errors: 0, Warnings: 1
