
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000003    0.937902 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079675    0.126254    1.064156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079675    0.000010    1.064166 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004215    0.084364    0.104867    1.169033 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.084364    0.000022    1.169055 ^ _239_/B (sg13g2_and3_1)
     1    0.005236    0.041143    0.139345    1.308399 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.041143    0.000033    1.308432 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005327    0.074076    0.075841    1.384273 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074076    0.000040    1.384313 v output4/A (sg13g2_buf_2)
     1    0.084316    0.136817    0.190611    1.574924 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136827    0.001257    1.576181 v sine_out[0] (out)
                                              1.576181   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.576181   data arrival time
---------------------------------------------------------------------------------------------
                                              2.273818   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000003    0.937902 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079675    0.126254    1.064156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079675    0.000010    1.064166 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004117    0.081536    0.111404    1.175570 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081536    0.000015    1.175586 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003937    0.053997    0.076793    1.252378 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053997    0.000011    1.252389 v _273_/A (sg13g2_nor2_1)
     1    0.003868    0.057774    0.069887    1.322276 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057774    0.000009    1.322285 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003630    0.053303    0.063861    1.386146 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053303    0.000012    1.386158 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136121    0.180205    1.566363 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136130    0.001159    1.567522 v sine_out[1] (out)
                                              1.567522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.567522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.282478   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000060    1.042444 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004121    0.082883    0.102198    1.144642 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082883    0.000018    1.144660 ^ output29/A (sg13g2_buf_2)
     1    0.084091    0.176737    0.209340    1.354000 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.176801    0.001204    1.355204 ^ sine_out[32] (out)
                                              1.355204   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.355204   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494796   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000035    0.937933 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087345    0.128215    1.066149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087345    0.000115    1.066264 v _275_/B (sg13g2_nor2_1)
     1    0.005049    0.069960    0.081514    1.147778 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.069960    0.000033    1.147811 ^ output30/A (sg13g2_buf_2)
     1    0.082865    0.174225    0.201516    1.349327 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.174280    0.000824    1.350151 ^ sine_out[3] (out)
                                              1.350151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.350151   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499849   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000062    1.042446 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004133    0.065015    0.094047    1.136494 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065015    0.000018    1.136512 ^ output27/A (sg13g2_buf_2)
     1    0.083528    0.175573    0.199865    1.336376 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.175632    0.001024    1.337400 ^ sine_out[30] (out)
                                              1.337400   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.337400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512600   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000035    0.937933 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087345    0.128215    1.066149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087345    0.000117    1.066266 v _149_/B (sg13g2_nand2_1)
     1    0.007126    0.052906    0.070808    1.137075 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052908    0.000080    1.137154 ^ output10/A (sg13g2_buf_2)
     1    0.081821    0.172080    0.191856    1.329011 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.172130    0.000521    1.329532 ^ sine_out[15] (out)
                                              1.329532   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.329532   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520468   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000036    1.042419 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.058070    0.067479    1.109898 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058070    0.000010    1.109908 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173302    0.195103    1.305012 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173356    0.000708    1.305719 ^ sine_out[6] (out)
                                              1.305719   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.305719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544281   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000075    0.996634 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004195    0.066635    0.115585    1.112219 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.066635    0.000020    1.112239 v output17/A (sg13g2_buf_2)
     1    0.081951    0.133061    0.184885    1.297125 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.133062    0.000562    1.297686 v sine_out[21] (out)
                                              1.297686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552314   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000082    0.996641 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003747    0.075099    0.109674    1.106315 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075099    0.000013    1.106328 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135307    0.190241    1.296569 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135312    0.000968    1.297537 v sine_out[29] (out)
                                              1.297537   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297537   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552463   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000055    0.996614 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002873    0.060960    0.108320    1.104934 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060960    0.000003    1.104937 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133178    0.182222    1.287158 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133179    0.000589    1.287747 v sine_out[10] (out)
                                              1.287747   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.287747   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562253   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000016    0.937915 ^ _171_/A (sg13g2_nand2_1)
     1    0.004125    0.063761    0.087299    1.025214 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063761    0.000017    1.025231 v _172_/B (sg13g2_nand2_1)
     1    0.004277    0.038778    0.052196    1.077427 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038778    0.000021    1.077447 ^ output21/A (sg13g2_buf_2)
     1    0.082372    0.173292    0.185533    1.262980 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.173296    0.000694    1.263674 ^ sine_out[25] (out)
                                              1.263674   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.263674   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586326   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000054    0.996614 ^ _276_/B (sg13g2_nor2_1)
     1    0.002995    0.049644    0.067809    1.064422 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.049644    0.000004    1.064426 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133630    0.177038    1.241465 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133631    0.000679    1.242144 v sine_out[4] (out)
                                              1.242144   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.242144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607856   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000143    0.802872 v _138_/A (sg13g2_nor2_1)
     2    0.008661    0.116456    0.092680    0.895553 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116456    0.000027    0.895579 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003767    0.054623    0.090536    0.986115 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054623    0.000014    0.986129 v output8/A (sg13g2_buf_2)
     1    0.081908    0.132949    0.179047    1.165176 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132949    0.000548    1.165724 v sine_out[13] (out)
                                              1.165724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.165724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000070    0.509009 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091173    0.600182 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000045    0.600227 v _141_/A (sg13g2_or2_1)
     3    0.011727    0.052109    0.127427    0.727654 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052109    0.000024    0.727679 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008088    0.118774    0.121922    0.849600 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118774    0.000025    0.849625 ^ _174_/B (sg13g2_nand2_1)
     1    0.002995    0.041228    0.073603    0.923228 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041228    0.000001    0.923229 v _175_/B (sg13g2_nand2_1)
     1    0.005671    0.039325    0.048292    0.971521 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.039325    0.000045    0.971566 ^ output22/A (sg13g2_buf_2)
     1    0.082554    0.173665    0.186022    1.157588 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.173670    0.000743    1.158331 ^ sine_out[26] (out)
                                              1.158331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.158331   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691669   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000119    0.768426 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046267    0.047869    0.816295 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046268    0.000145    0.816440 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.047940    0.053909    0.870350 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.047940    0.000033    0.870382 v _279_/B (sg13g2_nor2_1)
     1    0.005111    0.063366    0.069204    0.939586 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.063366    0.000034    0.939620 ^ output34/A (sg13g2_buf_2)
     1    0.082372    0.173220    0.197664    1.137284 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173273    0.000694    1.137978 ^ sine_out[7] (out)
                                              1.137978   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.137978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.712022   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000023    0.918935 ^ output26/A (sg13g2_buf_2)
     1    0.083559    0.175753    0.215863    1.134798 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.175756    0.001044    1.135842 ^ sine_out[2] (out)
                                              1.135842   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.135842   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714158   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.731943 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.830996 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000009    0.831004 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.050532    0.080423    0.911427 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050532    0.000024    0.911451 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132796    0.176994    1.088446 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132796    0.000521    1.088966 v sine_out[18] (out)
                                              1.088966   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.088966   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761034   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.731943 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.830996 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000006    0.831002 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.044804    0.067888    0.898890 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044804    0.000010    0.898900 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134827    0.175388    1.074288 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134831    0.000911    1.075199 v sine_out[27] (out)
                                              1.075199   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.075199   data arrival time
---------------------------------------------------------------------------------------------
                                              2.774801   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000079    0.815098 v _145_/B (sg13g2_nand2_1)
     1    0.007206    0.051374    0.067163    0.882262 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.051374    0.000081    0.882343 ^ output9/A (sg13g2_buf_2)
     1    0.081864    0.172166    0.191151    1.073494 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172217    0.000534    1.074029 ^ sine_out[14] (out)
                                              1.074029   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.074029   data arrival time
---------------------------------------------------------------------------------------------
                                              2.775971   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000117    0.461543 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054034    0.515578 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515597 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617650 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617701 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703564 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703573 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778940 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000020    0.778960 v _281_/B (sg13g2_nor2_1)
     1    0.006936    0.078955    0.084355    0.863315 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078955    0.000077    0.863392 ^ output35/A (sg13g2_buf_2)
     1    0.082329    0.173204    0.205297    1.068689 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173204    0.000680    1.069370 ^ sine_out[8] (out)
                                              1.069370   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.069370   data arrival time
---------------------------------------------------------------------------------------------
                                              2.780631   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000070    0.509009 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091173    0.600182 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000003    0.600185 v _158_/B (sg13g2_nor2_1)
     3    0.013184    0.123443    0.111172    0.711358 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.123443    0.000074    0.711431 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003271    0.056011    0.090010    0.801442 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.056011    0.000005    0.801446 v _160_/B (sg13g2_nor2_1)
     1    0.003772    0.056769    0.063544    0.864990 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.056769    0.000013    0.865002 ^ output14/A (sg13g2_buf_2)
     1    0.081895    0.172241    0.193848    1.058851 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.172292    0.000544    1.059395 ^ sine_out[19] (out)
                                              1.059395   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790605   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000024    0.508963 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116645    0.625608 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108295    0.000146    0.625754 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.704214 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000020    0.704234 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003444    0.113379    0.129527    0.833761 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.113379    0.000009    0.833770 ^ output12/A (sg13g2_buf_2)
     1    0.081778    0.172193    0.218939    1.052709 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.172193    0.000507    1.053217 ^ sine_out[17] (out)
                                              1.053217   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.053217   data arrival time
---------------------------------------------------------------------------------------------
                                              2.796783   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000115    0.731971 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.065351    0.095782    0.827753 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065351    0.000002    0.827755 ^ _167_/B (sg13g2_nor2_1)
     1    0.004032    0.032165    0.043697    0.871452 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032165    0.000018    0.871470 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133122    0.168344    1.039814 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133123    0.000598    1.040412 v sine_out[23] (out)
                                              1.040412   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.040412   data arrival time
---------------------------------------------------------------------------------------------
                                              2.809588   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000082    0.667634 ^ _181_/A (sg13g2_and2_1)
     4    0.014713    0.072564    0.130045    0.797679 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072564    0.000013    0.797692 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.002873    0.040470    0.053927    0.851619 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040470    0.000003    0.851622 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135723    0.173805    1.025427 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135730    0.001094    1.026521 v sine_out[31] (out)
                                              1.026521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.026521   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823479   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667646 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782686 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000004    0.782690 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003978    0.048582    0.066162    0.848852 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.048582    0.000017    0.848869 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132926    0.176129    1.024999 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132927    0.000548    1.025547 v sine_out[20] (out)
                                              1.025547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.025547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824453   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667646 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782686 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000008    0.782694 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003213    0.047316    0.062730    0.845424 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.047316    0.000007    0.845431 v output18/A (sg13g2_buf_2)
     1    0.081994    0.133060    0.175595    1.021026 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.133060    0.000575    1.021601 v sine_out[22] (out)
                                              1.021601   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.021601   data arrival time
---------------------------------------------------------------------------------------------
                                              2.828399   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000295    0.623021 v _168_/B (sg13g2_nor2_1)
     2    0.006888    0.087255    0.095824    0.718845 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087255    0.000007    0.718853 ^ _169_/B (sg13g2_nand2_1)
     1    0.003342    0.048000    0.067605    0.786457 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.048000    0.000006    0.786463 v _170_/B (sg13g2_nand2_1)
     1    0.004423    0.036171    0.046931    0.833394 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036171    0.000023    0.833416 ^ output20/A (sg13g2_buf_2)
     1    0.082112    0.172753    0.183941    1.017357 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.172756    0.000612    1.017969 ^ sine_out[24] (out)
                                              1.017969   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832031   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000117    0.461543 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054034    0.515578 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515597 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617650 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617701 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703564 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703573 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778940 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000002    0.778942 v _180_/B (sg13g2_nand2_1)
     1    0.004258    0.037936    0.050715    0.829657 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037936    0.000020    0.829677 ^ output24/A (sg13g2_buf_2)
     1    0.083125    0.174837    0.186023    1.015700 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.174843    0.000906    1.016606 ^ sine_out[28] (out)
                                              1.016606   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.016606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.833394   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000024    0.508963 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116645    0.625608 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108295    0.000146    0.625754 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.704214 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000049    0.704263 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003285    0.064456    0.081308    0.785570 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064456    0.000007    0.785577 ^ output6/A (sg13g2_buf_2)
     1    0.081994    0.172447    0.197757    0.983334 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.172498    0.000575    0.983909 ^ sine_out[11] (out)
                                              0.983909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.983909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866091   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506308 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614475 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000050    0.614525 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016072    0.072162    0.089626    0.704151 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.072162    0.000024    0.704175 v _277_/A (sg13g2_nor2_1)
     1    0.004412    0.059347    0.078917    0.783092 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.059347    0.000022    0.783114 ^ output32/A (sg13g2_buf_2)
     1    0.082306    0.173080    0.195609    0.978723 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.173132    0.000665    0.979389 ^ sine_out[5] (out)
                                              0.979389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.979389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.870611   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000022    0.506233 v _131_/A (sg13g2_or2_1)
     6    0.021055    0.081620    0.165038    0.671271 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.081620    0.000025    0.671297 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003425    0.065527    0.081413    0.752709 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.065527    0.000008    0.752718 ^ output36/A (sg13g2_buf_2)
     1    0.082207    0.172880    0.198540    0.951258 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172932    0.000634    0.951892 ^ sine_out[9] (out)
                                              0.951892   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951892   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898108   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000323    0.623049 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004022    0.064794    0.100907    0.723955 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064794    0.000017    0.723972 ^ output11/A (sg13g2_buf_2)
     1    0.081809    0.172070    0.197704    0.921677 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.172070    0.000517    0.922194 ^ sine_out[16] (out)
                                              0.922194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922194   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927806   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506308 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614475 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000018    0.614493 ^ _284_/A (sg13g2_and2_1)
     1    0.005947    0.038808    0.114946    0.729439 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038808    0.000051    0.729491 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172425    0.185051    0.914542 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172428    0.000562    0.915104 ^ sine_out[12] (out)
                                              0.915104   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.915104   data arrival time
---------------------------------------------------------------------------------------------
                                              2.934896   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000049    1.227680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010742    0.091496    0.131882    1.359562 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.091496    0.000008    1.359570 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006451    0.108101    0.125803    1.485373 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.108101    0.000017    1.485390 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001912    0.058541    0.109875    1.595265 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058541    0.000003    1.595268 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.595268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    5.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969199   clock uncertainty
                                  0.000000    4.969199   clock reconvergence pessimism
                                 -0.124905    4.844294   library setup time
                                              4.844294   data required time
---------------------------------------------------------------------------------------------
                                              4.844294   data required time
                                             -1.595268   data arrival time
---------------------------------------------------------------------------------------------
                                              3.249025   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009285    0.037189    0.176523    0.296007 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037189    0.000041    0.296048 v _127_/A (sg13g2_inv_1)
     1    0.006122    0.035121    0.041112    0.337160 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035121    0.000054    0.337214 ^ output3/A (sg13g2_buf_2)
     1    0.081640    0.171782    0.182854    0.520068 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.171784    0.000482    0.520550 ^ signB (out)
                                              0.520550   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.520550   data arrival time
---------------------------------------------------------------------------------------------
                                              3.329450   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009439    0.047910    0.182856    0.302341 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047910    0.000048    0.302388 ^ output2/A (sg13g2_buf_2)
     1    0.080875    0.170177    0.188247    0.490636 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170177    0.000263    0.490898 ^ sign (out)
                                              0.490898   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.490898   data arrival time
---------------------------------------------------------------------------------------------
                                              3.359102   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000049    1.227680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010742    0.091496    0.131882    1.359562 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.091496    0.000059    1.359621 v _208_/B (sg13g2_xor2_1)
     1    0.002240    0.052475    0.113581    1.473203 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052475    0.000005    1.473208 v _298_/D (sg13g2_dfrbpq_1)
                                              1.473208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    5.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969202   clock uncertainty
                                  0.000000    4.969202   clock reconvergence pessimism
                                 -0.123717    4.845485   library setup time
                                              4.845485   data required time
---------------------------------------------------------------------------------------------
                                              4.845485   data required time
                                             -1.473208   data arrival time
---------------------------------------------------------------------------------------------
                                              3.372277   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000050    1.227681 ^ _204_/B (sg13g2_xor2_1)
     1    0.001518    0.048592    0.121716    1.349397 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048592    0.000000    1.349398 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.349398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    5.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969200   clock uncertainty
                                  0.000000    4.969200   clock reconvergence pessimism
                                 -0.121673    4.847527   library setup time
                                              4.847527   data required time
---------------------------------------------------------------------------------------------
                                              4.847527   data required time
                                             -1.349398   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498129   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000013    1.065937 v _200_/A (sg13g2_xor2_1)
     1    0.002025    0.050267    0.118768    1.184705 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050267    0.000004    1.184709 v _296_/D (sg13g2_dfrbpq_1)
                                              1.184709   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    5.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969223   clock uncertainty
                                  0.000000    4.969223   clock reconvergence pessimism
                                 -0.122922    4.846301   library setup time
                                              4.846301   data required time
---------------------------------------------------------------------------------------------
                                              4.846301   data required time
                                             -1.184709   data arrival time
---------------------------------------------------------------------------------------------
                                              3.661592   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918976 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056404 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000039    1.056443 v _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.033181    0.108779    1.165222 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033181    0.000000    1.165223 v _300_/D (sg13g2_dfrbpq_1)
                                              1.165223   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969484   clock uncertainty
                                  0.000000    4.969484   clock reconvergence pessimism
                                 -0.116685    4.852799   library setup time
                                              4.852799   data required time
---------------------------------------------------------------------------------------------
                                              4.852799   data required time
                                             -1.165223   data arrival time
---------------------------------------------------------------------------------------------
                                              3.687577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918976 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056404 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000028    1.056432 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004416    0.080034    0.066761    1.123193 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.080034    0.000021    1.123213 ^ _219_/A (sg13g2_inv_1)
     1    0.001725    0.024044    0.037830    1.161044 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024044    0.000002    1.161045 v _301_/D (sg13g2_dfrbpq_1)
                                              1.161045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    5.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969495   clock uncertainty
                                  0.000000    4.969495   clock reconvergence pessimism
                                 -0.113393    4.856102   library setup time
                                              4.856102   data required time
---------------------------------------------------------------------------------------------
                                              4.856102   data required time
                                             -1.161045   data arrival time
---------------------------------------------------------------------------------------------
                                              3.695057   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000026    0.940100 ^ _196_/A (sg13g2_xor2_1)
     1    0.002586    0.059636    0.132066    1.072166 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.059636    0.000008    1.072175 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.072175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000028    5.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969492   clock uncertainty
                                  0.000000    4.969492   clock reconvergence pessimism
                                 -0.125213    4.844279   library setup time
                                              4.844279   data required time
---------------------------------------------------------------------------------------------
                                              4.844279   data required time
                                             -1.072175   data arrival time
---------------------------------------------------------------------------------------------
                                              3.772104   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000171    0.758975 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001533    0.059627    0.080547    0.839522 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059627    0.000000    0.839522 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.839522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969485   clock uncertainty
                                  0.000000    4.969485   clock reconvergence pessimism
                                 -0.125210    4.844275   library setup time
                                              4.844275   data required time
---------------------------------------------------------------------------------------------
                                              4.844275   data required time
                                             -0.839522   data arrival time
---------------------------------------------------------------------------------------------
                                              4.004752   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000119    0.768426 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046267    0.047869    0.816295 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046267    0.000050    0.816345 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.816345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000032    5.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969496   clock uncertainty
                                  0.000000    4.969496   clock reconvergence pessimism
                                 -0.120871    4.848625   library setup time
                                              4.848625   data required time
---------------------------------------------------------------------------------------------
                                              4.848625   data required time
                                             -0.816345   data arrival time
---------------------------------------------------------------------------------------------
                                              4.032280   slack (MET)



