[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2872834 heartbeat IPC: 3.481 cumulative IPC: 3.481 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5661496 heartbeat IPC: 3.586 cumulative IPC: 3.533 (Simulation time: 00 hr 12 min 37 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 8359137 heartbeat IPC: 3.707 cumulative IPC: 3.589 (Simulation time: 00 hr 17 min 29 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 11033792 heartbeat IPC: 3.739 cumulative IPC: 3.625 (Simulation time: 00 hr 22 min 25 sec)
Warmup finished CPU 0 instructions: 50000002 cycles: 13715483 cumulative IPC: 3.646 (Simulation time: 00 hr 26 min 59 sec)
Warmup complete CPU 0 instructions: 50000002 cycles: 13715483 cumulative IPC: 3.646 (Simulation time: 00 hr 26 min 59 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 13715484 heartbeat IPC: 3.729 cumulative IPC: 5 (Simulation time: 00 hr 26 min 59 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 22180450 heartbeat IPC: 1.181 cumulative IPC: 1.181 (Simulation time: 00 hr 34 min 52 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 30861701 heartbeat IPC: 1.152 cumulative IPC: 1.166 (Simulation time: 00 hr 43 min 28 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 39476376 heartbeat IPC: 1.161 cumulative IPC: 1.165 (Simulation time: 00 hr 51 min 48 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 48003233 heartbeat IPC: 1.173 cumulative IPC: 1.167 (Simulation time: 00 hr 59 min 57 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 56544616 heartbeat IPC: 1.171 cumulative IPC: 1.167 (Simulation time: 01 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 64960864 heartbeat IPC: 1.188 cumulative IPC: 1.171 (Simulation time: 01 hr 14 min 17 sec)
Heartbeat CPU 0 instructions: 120000016 cycles: 73526979 heartbeat IPC: 1.167 cumulative IPC: 1.17 (Simulation time: 01 hr 20 min 11 sec)
Heartbeat CPU 0 instructions: 130000016 cycles: 82180336 heartbeat IPC: 1.156 cumulative IPC: 1.168 (Simulation time: 01 hr 26 min 24 sec)
Heartbeat CPU 0 instructions: 140000016 cycles: 90881795 heartbeat IPC: 1.149 cumulative IPC: 1.166 (Simulation time: 01 hr 31 min 54 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85779538 cumulative IPC: 1.166 (Simulation time: 01 hr 37 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85779538 cumulative IPC: 1.166 (Simulation time: 01 hr 37 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/445.gobmk-2B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000000 cycles: 85779538
CPU 0 Branch Prediction Accuracy: 88.56% MPKI: 22.1 Average ROB Occupancy at Mispredict: 19.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05336
BRANCH_INDIRECT: 0.00018
BRANCH_CONDITIONAL: 21.99
BRANCH_DIRECT_CALL: 0.00291
BRANCH_INDIRECT_CALL: 0.04253
BRANCH_RETURN: 0.00447

cpu0->cpu0_STLB TOTAL        ACCESS:     108888 HIT:     103465 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     108888 HIT:     103465 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 346.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1624648 HIT:     736731 MISS:     887917 MSHR_MERGE:     145167
cpu0->cpu0_L2C LOAD         ACCESS:     661157 HIT:     356797 MISS:     304360 MSHR_MERGE:       4944
cpu0->cpu0_L2C RFO          ACCESS:     158199 HIT:      62029 MISS:      96170 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     569815 HIT:     230098 MISS:     339717 MSHR_MERGE:     140223
cpu0->cpu0_L2C WRITE        ACCESS:     224991 HIT:      87806 MISS:     137185 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10486 HIT:          1 MISS:      10485 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     569854 ISSUED:     569815 USEFUL:      22402 USELESS:        391
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 22.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8711205 HIT:    8229096 MISS:     482109 MSHR_MERGE:     134211
cpu0->cpu0_L1I LOAD         ACCESS:    8711205 HIT:    8229096 MISS:     482109 MSHR_MERGE:     134211
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30279884 HIT:   29090439 MISS:    1189445 MSHR_MERGE:     707496
cpu0->cpu0_L1D LOAD         ACCESS:   18714165 HIT:   18349691 MISS:     364474 MSHR_MERGE:      51214
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11554873 HIT:   10740390 MISS:     814483 MSHR_MERGE:     656280
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10846 HIT:        358 MISS:      10488 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 30.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7411838 HIT:    7410448 MISS:       1390 MSHR_MERGE:        903
cpu0->cpu0_ITLB LOAD         ACCESS:    7411838 HIT:    7410448 MISS:       1390 MSHR_MERGE:        903
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 39.23 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29091260 HIT:   28934956 MISS:     156304 MSHR_MERGE:      47903
cpu0->cpu0_DTLB LOAD         ACCESS:   29091260 HIT:   28934956 MISS:     156304 MSHR_MERGE:      47903
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.23 cycles
cpu0->LLC TOTAL        ACCESS:     752389 HIT:     700244 MISS:      52145 MSHR_MERGE:       1262
cpu0->LLC LOAD         ACCESS:     299415 HIT:     280095 MISS:      19320 MSHR_MERGE:       1027
cpu0->LLC RFO          ACCESS:      96170 HIT:      91980 MISS:       4190 MSHR_MERGE:          7
cpu0->LLC PREFETCH     ACCESS:     199479 HIT:     178978 MISS:      20501 MSHR_MERGE:        228
cpu0->LLC WRITE        ACCESS:     146840 HIT:     146674 MISS:        166 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10485 HIT:       2517 MISS:       7968 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        892
  ROW_BUFFER_MISS:      49807
  AVG DBUS CONGESTED CYCLE: 15.84
Channel 0 WQ ROW_BUFFER_HIT:       4342
  ROW_BUFFER_MISS:      18626
  FULL:          0
Channel 0 REFRESHES ISSUED:       7149
