--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf ports.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_dcm_inst/CLKIN
  Logical resource: clk_dcm_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_dcm_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_dcm_inst/CLKIN
  Logical resource: clk_dcm_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_dcm_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_dcm_inst/CLKFX
  Logical resource: clk_dcm_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_dcm_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin 
* 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4923 paths analyzed, 289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.430ns.
--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/debounce_reg_0_10 (SLICE_X41Y86.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_3 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_3 to debounce_switch_inst/debounce_reg_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_3
    SLICE_X33Y49.B1      net (fanout=3)        0.828   debounce_switch_inst/cnt_reg<3>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.340   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_10
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.266ns logic, 4.882ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_5 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_5 to debounce_switch_inst/debounce_reg_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.BQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<7>
                                                       debounce_switch_inst/cnt_reg_5
    SLICE_X33Y49.B2      net (fanout=3)        0.618   debounce_switch_inst/cnt_reg<5>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.340   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_10
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (1.266ns logic, 4.672ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_0 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_0 to debounce_switch_inst/debounce_reg_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.AQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_0
    SLICE_X33Y49.B3      net (fanout=2)        0.498   debounce_switch_inst/cnt_reg<0>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.340   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_10
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.266ns logic, 4.552ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/debounce_reg_0_9 (SLICE_X41Y86.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_3 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_3 to debounce_switch_inst/debounce_reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_3
    SLICE_X33Y49.B1      net (fanout=3)        0.828   debounce_switch_inst/cnt_reg<3>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.324   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (1.250ns logic, 4.882ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_5 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_5 to debounce_switch_inst/debounce_reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.BQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<7>
                                                       debounce_switch_inst/cnt_reg_5
    SLICE_X33Y49.B2      net (fanout=3)        0.618   debounce_switch_inst/cnt_reg<5>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.324   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (1.250ns logic, 4.672ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_0 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_0 to debounce_switch_inst/debounce_reg_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.AQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_0
    SLICE_X33Y49.B3      net (fanout=2)        0.498   debounce_switch_inst/cnt_reg<0>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.324   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_9
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.250ns logic, 4.552ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/debounce_reg_0_11 (SLICE_X41Y86.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_3 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_3 to debounce_switch_inst/debounce_reg_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_3
    SLICE_X33Y49.B1      net (fanout=3)        0.828   debounce_switch_inst/cnt_reg<3>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.316   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_11
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (1.242ns logic, 4.882ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_5 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_5 to debounce_switch_inst/debounce_reg_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.BQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<7>
                                                       debounce_switch_inst/cnt_reg_5
    SLICE_X33Y49.B2      net (fanout=3)        0.618   debounce_switch_inst/cnt_reg<5>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.316   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_11
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.242ns logic, 4.672ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_switch_inst/cnt_reg_0 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.542 - 0.609)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_switch_inst/cnt_reg_0 to debounce_switch_inst/debounce_reg_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.AQ      Tcko                  0.408   debounce_switch_inst/cnt_reg<3>
                                                       debounce_switch_inst/cnt_reg_0
    SLICE_X33Y49.B3      net (fanout=2)        0.498   debounce_switch_inst/cnt_reg<0>
    SLICE_X33Y49.B       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>1
    SLICE_X33Y49.A2      net (fanout=1)        0.765   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
    SLICE_X33Y49.A       Tilo                  0.259   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>
                                                       debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o<23>4
    SLICE_X41Y86.CE      net (fanout=10)       3.289   debounce_switch_inst/cnt_reg[23]_GND_7_o_equal_5_o
    SLICE_X41Y86.CLK     Tceck                 0.316   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_11
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.242ns logic, 4.552ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/state_2 (SLICE_X40Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_switch_inst/debounce_reg_0_9 (FF)
  Destination:          debounce_switch_inst/state_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_switch_inst/debounce_reg_0_9 to debounce_switch_inst/state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.BQ      Tcko                  0.198   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_9
    SLICE_X40Y86.A5      net (fanout=2)        0.056   debounce_switch_inst/debounce_reg_0<9>
    SLICE_X40Y86.CLK     Tah         (-Th)    -0.121   debounce_switch_inst/_n0173_inv
                                                       debounce_switch_inst/out201
                                                       debounce_switch_inst/state_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.319ns logic, 0.056ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point sync_reset_inst/sync_reg_3 (SLICE_X24Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_reset_inst/sync_reg_2 (FF)
  Destination:          sync_reset_inst/sync_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sync_reset_inst/sync_reg_2 to sync_reset_inst/sync_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y44.CQ      Tcko                  0.200   sync_reset_inst/sync_reg<3>
                                                       sync_reset_inst/sync_reg_2
    SLICE_X24Y44.DX      net (fanout=1)        0.131   sync_reset_inst/sync_reg<2>
    SLICE_X24Y44.CLK     Tckdi       (-Th)    -0.048   sync_reset_inst/sync_reg<3>
                                                       sync_reset_inst/sync_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/debounce_reg_0_35 (SLICE_X16Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_switch_inst/debounce_reg_0_34 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_switch_inst/debounce_reg_0_34 to debounce_switch_inst/debounce_reg_0_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y70.CQ      Tcko                  0.200   debounce_switch_inst/debounce_reg_0<35>
                                                       debounce_switch_inst/debounce_reg_0_34
    SLICE_X16Y70.DX      net (fanout=2)        0.137   debounce_switch_inst/debounce_reg_0<34>
    SLICE_X16Y70.CLK     Tckdi       (-Th)    -0.048   debounce_switch_inst/debounce_reg_0<35>
                                                       debounce_switch_inst/debounce_reg_0_35
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_bufg_inst/I0
  Logical resource: clk_bufg_inst/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_dcm_out
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debounce_switch_inst/cnt_reg<3>/CLK
  Logical resource: debounce_switch_inst/cnt_reg_0/CK
  Location pin: SLICE_X32Y48.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: debounce_switch_inst/cnt_reg<3>/SR
  Logical resource: debounce_switch_inst/cnt_reg_0/SR
  Location pin: SLICE_X32Y48.SR
  Clock network: sync_reset_inst/sync_reg<3>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      8.037ns|            0|            0|            0|         4923|
| TS_clk_dcm_out                |      8.000ns|      6.430ns|          N/A|            0|            0|         4923|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.430|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4923 paths, 0 nets, and 222 connections

Design statistics:
   Minimum period:   6.430ns{1}   (Maximum frequency: 155.521MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 21 17:15:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



