<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>suoglu.github.io</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>AXIS_Split</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_BUSIF">S_AXIS:M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_RESET">axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIS_Split_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d46034e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIS_Split_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3525db25</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3bce545f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76f25cbc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) / 2)" spirit:order="4" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>BUFFER_MODE</spirit:name>
        <spirit:displayName>Buffer Mode</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BUFFER_MODE">NONE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MSH_FIRST</spirit:name>
        <spirit:displayName>Msh First</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MSH_FIRST">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ENABLE_TSTRB</spirit:name>
        <spirit:displayName>Enable Tstrb</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENABLE_TSTRB">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ENABLE_TLAST</spirit:name>
        <spirit:displayName>Enable Tlast</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENABLE_TLAST">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_7badb649</spirit:name>
      <spirit:enumeration spirit:text="No buffers">NONE</spirit:enumeration>
      <spirit:enumeration spirit:text="Buffer second half">HALF</spirit:enumeration>
      <spirit:enumeration spirit:text="Fully buffered">FULL</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIS_Split_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d46034e5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIS_Split_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIS_Split_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3bce545f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/AXIS_Split_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Splits one AXI-Stream transmission to two</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS Slave Data Width</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_TDATA_WIDTH" spirit:order="3">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS Master Data Width</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:order="4">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIS_Split_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BUFFER_MODE</spirit:name>
      <spirit:displayName>Buffer Mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.BUFFER_MODE" spirit:choiceRef="choice_pairs_7badb649">NONE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MSH_FIRST</spirit:name>
      <spirit:displayName>Send MSH/Upper Half First</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.MSH_FIRST">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_TSTRB</spirit:name>
      <spirit:displayName>Enable Tstrb</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_TSTRB">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_TLAST</spirit:name>
      <spirit:displayName>Enable Tlast</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_TLAST">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Infrastructure</xilinx:taxonomy>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Generic_AXI_Interface</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS Split</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:AXIS_Split:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-05-10T23:30:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b991895_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e4ca77_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5edc3b86_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758d360c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547e37b7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e4210d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24004bff_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110c7d78_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca0f543_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ae5ff01_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d5064aa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d10095c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f1e6c3a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5648895c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7fabed_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a16b26f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49595b24_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5edad360_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e49d78f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51e1ff96_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729d1eec_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50249ce8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a373899_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b7116_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2142824f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5568fafa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2590e557_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14692a8f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738e7ca7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c85f58_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758ec84_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453fbabe_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b998bf4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5a98ef_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@152b5a79_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f774286_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48c3d069_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7134d943_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aeaf782_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@500f2dbe_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b44521b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e59897e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22f2e7c0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1791a42d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b4720f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b1100_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b6545f3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b46e3f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5369459_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211efd3f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@710efe86_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-split/src/ip_repo/AXIS_Split_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="61896841"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d45f41d7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b9a96dbc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8dc0e876"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bd030126"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
