ARM GAS  /tmp/cce45Q2U.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"memp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.rodata.do_memp_malloc_pool.str1.4,"aMS",%progbits,1
  20              		.align	2
  21              	.LC0:
  22 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/memp.c\000"
  22      6C657761 
  22      7265732F 
  22      54686972 
  22      645F5061 
  23 002d 000000   		.align	2
  24              	.LC1:
  25 0030 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
  25      5F6D616C 
  25      6C6F633A 
  25      206D656D 
  25      70207072 
  26 0053 00       		.align	2
  27              	.LC2:
  28 0054 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  28      7274696F 
  28      6E202225 
  28      73222066 
  28      61696C65 
  29              		.section	.text.do_memp_malloc_pool,"ax",%progbits
  30              		.align	1
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  35              	do_memp_malloc_pool:
  36              	.LVL0:
  37              	.LFB169:
  38              		.file 1 "Middlewares/Third_Party/LwIP/src/core/memp.c"
   1:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
ARM GAS  /tmp/cce45Q2U.s 			page 2


   9:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
  10:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
  11:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  16:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/altcp.h"
  61:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  62:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  63:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  64:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  65:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
ARM GAS  /tmp/cce45Q2U.s 			page 3


  66:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/sockets_priv.h"
  67:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
  68:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
  73:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc *const memp_pools[MEMP_MAX] = {
  82:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:Middlewares/Third_Party/LwIP/src/core/memp.c ****          h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow or underflow
 122:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after/before it has been altered)
ARM GAS  /tmp/cce45Q2U.s 			page 4


 123:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 124:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 125:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element(struct memp *p, const struct memp_desc *desc)
 129:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 130:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 131:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 132:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 133:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 134:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 135:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 136:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 137:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 138:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 139:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 140:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 141:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 142:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 143:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 144:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 145:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 146:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 147:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 148:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 149:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 150:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 151:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 152:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 153:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 154:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 155:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 157:Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 158:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 159:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element(p, memp_pools[i]);
 160:Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SAN
 161:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 162:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 163:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 164:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 165:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 166:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 167:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 168:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 169:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 170:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 171:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 172:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 173:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 174:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 175:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 176:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 177:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 178:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 179:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
ARM GAS  /tmp/cce45Q2U.s 			page 5


 180:Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
 181:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 182:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
 184:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 185:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 186:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* force memset on pool memory */
 187:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(memp, 0, (size_t)desc->num * (MEMP_SIZE + desc->size
 188:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 189:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                        + MEM_SANITY_REGION_AFTER_ALIGNED
 190:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                       ));
 192:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 193:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 196:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 197:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 198:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 199:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 200:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through void* to get rid of alignment warnings */
 201:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 202:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 203:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                    + MEM_SANITY_REGION_AFTER_ALIGNED
 204:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 205:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                   );
 206:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 207:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 208:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 209:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 210:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 211:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 212:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 213:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 214:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 215:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 216:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 217:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 218:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 219:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 220:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 221:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 222:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 223:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 224:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 225:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 226:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 227:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 228:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 230:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 232:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 233:Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 234:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 236:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
ARM GAS  /tmp/cce45Q2U.s 			page 6


 237:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 240:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 242:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void *
 244:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 245:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 246:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 247:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 249:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
  39              		.loc 1 249 1 view -0
  40              		.cfi_startproc
  41              		@ args = 0, pretend = 0, frame = 0
  42              		@ frame_needed = 0, uses_anonymous_args = 0
  43              		.loc 1 249 1 is_stmt 0 view .LVU1
  44 0000 10B5     		push	{r4, lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 8
  47              		.cfi_offset 4, -8
  48              		.cfi_offset 14, -4
 250:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
  49              		.loc 1 250 3 is_stmt 1 view .LVU2
 251:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
  50              		.loc 1 251 35 view .LVU3
 252:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 253:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 254:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 255:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 256:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 257:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
  51              		.loc 1 257 30 view .LVU4
 258:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
  52              		.loc 1 259 3 view .LVU5
  53              		.loc 1 259 15 is_stmt 0 view .LVU6
  54 0002 8368     		ldr	r3, [r0, #8]
  55              		.loc 1 259 8 view .LVU7
  56 0004 1C68     		ldr	r4, [r3]
  57              	.LVL1:
 260:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 261:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 262:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
  58              		.loc 1 262 3 is_stmt 1 view .LVU8
  59              		.loc 1 262 6 is_stmt 0 view .LVU9
  60 0006 24B1     		cbz	r4, .L1
 263:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
 264:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 265:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element(memp, desc);
 266:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 267:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 268:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
  61              		.loc 1 268 5 is_stmt 1 view .LVU10
  62              		.loc 1 268 22 is_stmt 0 view .LVU11
  63 0008 2268     		ldr	r2, [r4]
ARM GAS  /tmp/cce45Q2U.s 			page 7


  64              		.loc 1 268 16 view .LVU12
  65 000a 1A60     		str	r2, [r3]
 269:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 270:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 271:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 272:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 273:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 274:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 275:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 276:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 277:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 278:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 279:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
  66              		.loc 1 280 5 is_stmt 1 view .LVU13
  67              		.loc 1 280 5 view .LVU14
  68 000c 14F0030F 		tst	r4, #3
  69 0010 01D1     		bne	.L5
  70              	.LVL2:
  71              	.L1:
 281:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 282:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 283:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 284:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 285:Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 286:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 287:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 288:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 289:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 290:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t *)memp + MEMP_SIZE);
 291:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 292:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 293:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 294:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 295:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 296:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 297:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 298:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 299:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 300:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
  72              		.loc 1 300 1 is_stmt 0 view .LVU15
  73 0012 2046     		mov	r0, r4
  74 0014 10BD     		pop	{r4, pc}
  75              	.LVL3:
  76              	.L5:
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  77              		.loc 1 280 5 is_stmt 1 discriminator 1 view .LVU16
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  78              		.loc 1 280 5 discriminator 1 view .LVU17
  79 0016 044B     		ldr	r3, .L6
  80 0018 4FF48C72 		mov	r2, #280
  81 001c 0349     		ldr	r1, .L6+4
  82 001e 0448     		ldr	r0, .L6+8
  83              	.LVL4:
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  84              		.loc 1 280 5 is_stmt 0 discriminator 1 view .LVU18
  85 0020 FFF7FEFF 		bl	printf
ARM GAS  /tmp/cce45Q2U.s 			page 8


  86              	.LVL5:
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  87              		.loc 1 280 5 is_stmt 1 discriminator 1 view .LVU19
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  88              		.loc 1 280 5 discriminator 1 view .LVU20
 288:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
  89              		.loc 1 288 34 discriminator 1 view .LVU21
 290:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  90              		.loc 1 290 5 discriminator 1 view .LVU22
 290:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  91              		.loc 1 290 26 is_stmt 0 discriminator 1 view .LVU23
  92 0024 F5E7     		b	.L1
  93              	.L7:
  94 0026 00BF     		.align	2
  95              	.L6:
  96 0028 00000000 		.word	.LC0
  97 002c 30000000 		.word	.LC1
  98 0030 54000000 		.word	.LC2
  99              		.cfi_endproc
 100              	.LFE169:
 102              		.section	.rodata.do_memp_free_pool.str1.4,"aMS",%progbits,1
 103              		.align	2
 104              	.LC3:
 105 0000 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 105      5F667265 
 105      653A206D 
 105      656D2070 
 105      726F7065 
 106              		.section	.text.do_memp_free_pool,"ax",%progbits
 107              		.align	1
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	do_memp_free_pool:
 113              	.LVL6:
 114              	.LFB172:
 301:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 302:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 303:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 304:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 305:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 306:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 307:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 308:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 309:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 310:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 311:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 312:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 313:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 314:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 315:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 319:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 320:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 321:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
ARM GAS  /tmp/cce45Q2U.s 			page 9


 322:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
 323:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 324:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 325:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 327:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 328:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 329:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 330:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 331:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
 332:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 333:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 334:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 335:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 336:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 337:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 338:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 339:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char *file, const int line)
 340:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 341:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 343:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 344:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 345:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 347:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 348:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 349:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 350:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 351:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 352:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 353:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 354:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 355:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 356:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 357:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 358:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 359:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc *desc, void *mem)
 360:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 115              		.loc 1 360 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 360 1 is_stmt 0 view .LVU25
 120 0000 38B5     		push	{r3, r4, r5, lr}
 121              	.LCFI1:
 122              		.cfi_def_cfa_offset 16
 123              		.cfi_offset 3, -16
 124              		.cfi_offset 4, -12
 125              		.cfi_offset 5, -8
 126              		.cfi_offset 14, -4
 127 0002 0546     		mov	r5, r0
 128 0004 0C46     		mov	r4, r1
 361:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 129              		.loc 1 361 3 is_stmt 1 view .LVU26
 362:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 130              		.loc 1 362 35 view .LVU27
ARM GAS  /tmp/cce45Q2U.s 			page 10


 363:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 131              		.loc 1 364 3 view .LVU28
 132              		.loc 1 364 3 view .LVU29
 133 0006 11F0030F 		tst	r1, #3
 134 000a 05D1     		bne	.L11
 135              	.LVL7:
 136              	.L9:
 137              		.loc 1 364 3 discriminator 3 view .LVU30
 138              		.loc 1 364 3 discriminator 3 view .LVU31
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 366:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 367:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 368:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 139              		.loc 1 368 3 discriminator 3 view .LVU32
 369:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 370:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 140              		.loc 1 370 30 discriminator 3 view .LVU33
 371:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 372:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 373:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element(memp, desc);
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 375:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 377:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 378:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 379:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 380:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 381:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 382:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 383:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 384:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 385:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 141              		.loc 1 385 3 discriminator 3 view .LVU34
 142              		.loc 1 385 21 is_stmt 0 discriminator 3 view .LVU35
 143 000c AB68     		ldr	r3, [r5, #8]
 144              		.loc 1 385 16 discriminator 3 view .LVU36
 145 000e 1B68     		ldr	r3, [r3]
 146              		.loc 1 385 14 discriminator 3 view .LVU37
 147 0010 2360     		str	r3, [r4]
 386:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 148              		.loc 1 386 3 is_stmt 1 discriminator 3 view .LVU38
 149              		.loc 1 386 8 is_stmt 0 discriminator 3 view .LVU39
 150 0012 AB68     		ldr	r3, [r5, #8]
 151              		.loc 1 386 14 discriminator 3 view .LVU40
 152 0014 1C60     		str	r4, [r3]
 387:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 388:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 390:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 392:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 153              		.loc 1 392 32 is_stmt 1 discriminator 3 view .LVU41
 393:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 394:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 154              		.loc 1 394 1 is_stmt 0 discriminator 3 view .LVU42
 155 0016 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /tmp/cce45Q2U.s 			page 11


 156              	.LVL8:
 157              	.L11:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 158              		.loc 1 364 3 is_stmt 1 discriminator 1 view .LVU43
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 159              		.loc 1 364 3 discriminator 1 view .LVU44
 160 0018 034B     		ldr	r3, .L12
 161 001a 4FF4B672 		mov	r2, #364
 162 001e 0349     		ldr	r1, .L12+4
 163              	.LVL9:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 164              		.loc 1 364 3 is_stmt 0 discriminator 1 view .LVU45
 165 0020 0348     		ldr	r0, .L12+8
 166              	.LVL10:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 167              		.loc 1 364 3 discriminator 1 view .LVU46
 168 0022 FFF7FEFF 		bl	printf
 169              	.LVL11:
 170 0026 F1E7     		b	.L9
 171              	.L13:
 172              		.align	2
 173              	.L12:
 174 0028 00000000 		.word	.LC0
 175 002c 00000000 		.word	.LC3
 176 0030 54000000 		.word	.LC2
 177              		.cfi_endproc
 178              	.LFE172:
 180              		.section	.text.memp_init_pool,"ax",%progbits
 181              		.align	1
 182              		.global	memp_init_pool
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 187              	memp_init_pool:
 188              	.LVL12:
 189              	.LFB167:
 176:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 190              		.loc 1 176 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 180:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 195              		.loc 1 180 3 view .LVU48
 181:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 196              		.loc 1 181 3 view .LVU49
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 197              		.loc 1 183 3 view .LVU50
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 198              		.loc 1 183 8 is_stmt 0 view .LVU51
 199 0000 8368     		ldr	r3, [r0, #8]
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 200              		.loc 1 183 14 view .LVU52
 201 0002 0022     		movs	r2, #0
 202 0004 1A60     		str	r2, [r3]
 184:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 203              		.loc 1 184 3 is_stmt 1 view .LVU53
ARM GAS  /tmp/cce45Q2U.s 			page 12


 184:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 204              		.loc 1 184 25 is_stmt 0 view .LVU54
 205 0006 4368     		ldr	r3, [r0, #4]
 206 0008 0333     		adds	r3, r3, #3
 207 000a 23F00303 		bic	r3, r3, #3
 208              	.LVL13:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 209              		.loc 1 194 3 is_stmt 1 view .LVU55
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 210              		.loc 1 194 3 is_stmt 0 view .LVU56
 211 000e 07E0     		b	.L15
 212              	.LVL14:
 213              	.L16:
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 214              		.loc 1 195 5 is_stmt 1 discriminator 3 view .LVU57
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 215              		.loc 1 195 23 is_stmt 0 discriminator 3 view .LVU58
 216 0010 8168     		ldr	r1, [r0, #8]
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 217              		.loc 1 195 18 discriminator 3 view .LVU59
 218 0012 0968     		ldr	r1, [r1]
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 219              		.loc 1 195 16 discriminator 3 view .LVU60
 220 0014 1960     		str	r1, [r3]
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 221              		.loc 1 196 5 is_stmt 1 discriminator 3 view .LVU61
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 222              		.loc 1 196 10 is_stmt 0 discriminator 3 view .LVU62
 223 0016 8168     		ldr	r1, [r0, #8]
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 224              		.loc 1 196 16 discriminator 3 view .LVU63
 225 0018 0B60     		str	r3, [r1]
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 226              		.loc 1 201 5 is_stmt 1 discriminator 3 view .LVU64
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 227              		.loc 1 201 67 is_stmt 0 discriminator 3 view .LVU65
 228 001a 0188     		ldrh	r1, [r0]
 201:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 229              		.loc 1 201 10 discriminator 3 view .LVU66
 230 001c 0B44     		add	r3, r3, r1
 231              	.LVL15:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 232              		.loc 1 194 30 is_stmt 1 discriminator 3 view .LVU67
 233 001e 0132     		adds	r2, r2, #1
 234              	.LVL16:
 235              	.L15:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 236              		.loc 1 194 15 discriminator 1 view .LVU68
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 237              		.loc 1 194 23 is_stmt 0 discriminator 1 view .LVU69
 238 0020 4188     		ldrh	r1, [r0, #2]
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 239              		.loc 1 194 3 discriminator 1 view .LVU70
 240 0022 9142     		cmp	r1, r2
 241 0024 F4DC     		bgt	.L16
 215:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 242              		.loc 1 215 1 view .LVU71
ARM GAS  /tmp/cce45Q2U.s 			page 13


 243 0026 7047     		bx	lr
 244              		.cfi_endproc
 245              	.LFE167:
 247              		.section	.text.memp_init,"ax",%progbits
 248              		.align	1
 249              		.global	memp_init
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	memp_init:
 255              	.LFB168:
 225:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 256              		.loc 1 225 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 10B5     		push	{r4, lr}
 261              	.LCFI2:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 4, -8
 264              		.cfi_offset 14, -4
 226:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 265              		.loc 1 226 3 view .LVU73
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 266              		.loc 1 229 3 view .LVU74
 267              	.LVL17:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 268              		.loc 1 229 10 is_stmt 0 view .LVU75
 269 0002 0024     		movs	r4, #0
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 270              		.loc 1 229 3 view .LVU76
 271 0004 06E0     		b	.L18
 272              	.LVL18:
 273              	.L19:
 230:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 274              		.loc 1 230 5 is_stmt 1 discriminator 3 view .LVU77
 275 0006 054B     		ldr	r3, .L21
 276 0008 53F82400 		ldr	r0, [r3, r4, lsl #2]
 277 000c FFF7FEFF 		bl	memp_init_pool
 278              	.LVL19:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 279              		.loc 1 229 47 discriminator 3 view .LVU78
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 280              		.loc 1 229 48 is_stmt 0 discriminator 3 view .LVU79
 281 0010 0134     		adds	r4, r4, #1
 282              	.LVL20:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 283              		.loc 1 229 48 discriminator 3 view .LVU80
 284 0012 A4B2     		uxth	r4, r4
 285              	.LVL21:
 286              	.L18:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 287              		.loc 1 229 15 is_stmt 1 discriminator 1 view .LVU81
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 288              		.loc 1 229 3 is_stmt 0 discriminator 1 view .LVU82
 289 0014 082C     		cmp	r4, #8
 290 0016 F6D9     		bls	.L19
ARM GAS  /tmp/cce45Q2U.s 			page 14


 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 291              		.loc 1 241 1 view .LVU83
 292 0018 10BD     		pop	{r4, pc}
 293              	.LVL22:
 294              	.L22:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 295              		.loc 1 241 1 view .LVU84
 296 001a 00BF     		.align	2
 297              	.L21:
 298 001c 00000000 		.word	.LANCHOR0
 299              		.cfi_endproc
 300              	.LFE168:
 302              		.section	.rodata.memp_malloc_pool.str1.4,"aMS",%progbits,1
 303              		.align	2
 304              	.LC4:
 305 0000 696E7661 		.ascii	"invalid pool desc\000"
 305      6C696420 
 305      706F6F6C 
 305      20646573 
 305      6300
 306              		.section	.text.memp_malloc_pool,"ax",%progbits
 307              		.align	1
 308              		.global	memp_malloc_pool
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	memp_malloc_pool:
 314              	.LVL23:
 315              	.LFB170:
 315:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 316              		.loc 1 315 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 315:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 320              		.loc 1 315 1 is_stmt 0 view .LVU86
 321 0000 10B5     		push	{r4, lr}
 322              	.LCFI3:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 4, -8
 325              		.cfi_offset 14, -4
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 326              		.loc 1 316 3 is_stmt 1 view .LVU87
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 327              		.loc 1 316 3 view .LVU88
 328 0002 0446     		mov	r4, r0
 329 0004 20B1     		cbz	r0, .L28
 330              	.LVL24:
 331              	.L24:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 332              		.loc 1 316 3 discriminator 3 view .LVU89
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 333              		.loc 1 316 3 discriminator 3 view .LVU90
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 334              		.loc 1 317 3 discriminator 3 view .LVU91
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 335              		.loc 1 317 6 is_stmt 0 discriminator 3 view .LVU92
ARM GAS  /tmp/cce45Q2U.s 			page 15


 336 0006 5CB1     		cbz	r4, .L26
 322:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 337              		.loc 1 322 3 is_stmt 1 view .LVU93
 322:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 338              		.loc 1 322 10 is_stmt 0 view .LVU94
 339 0008 2046     		mov	r0, r4
 340 000a FFF7FEFF 		bl	do_memp_malloc_pool
 341              	.LVL25:
 342              	.L23:
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 343              		.loc 1 326 1 view .LVU95
 344 000e 10BD     		pop	{r4, pc}
 345              	.LVL26:
 346              	.L28:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 347              		.loc 1 316 3 is_stmt 1 discriminator 1 view .LVU96
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 348              		.loc 1 316 3 discriminator 1 view .LVU97
 349 0010 044B     		ldr	r3, .L29
 350 0012 4FF49E72 		mov	r2, #316
 351 0016 0449     		ldr	r1, .L29+4
 352 0018 0448     		ldr	r0, .L29+8
 353              	.LVL27:
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 354              		.loc 1 316 3 is_stmt 0 discriminator 1 view .LVU98
 355 001a FFF7FEFF 		bl	printf
 356              	.LVL28:
 357 001e F2E7     		b	.L24
 358              	.L26:
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 359              		.loc 1 318 12 view .LVU99
 360 0020 2046     		mov	r0, r4
 361 0022 F4E7     		b	.L23
 362              	.L30:
 363              		.align	2
 364              	.L29:
 365 0024 00000000 		.word	.LC0
 366 0028 00000000 		.word	.LC4
 367 002c 54000000 		.word	.LC2
 368              		.cfi_endproc
 369              	.LFE170:
 371              		.section	.rodata.memp_malloc.str1.4,"aMS",%progbits,1
 372              		.align	2
 373              	.LC5:
 374 0000 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 374      5F6D616C 
 374      6C6F633A 
 374      20747970 
 374      65203C20 
 375              		.section	.text.memp_malloc,"ax",%progbits
 376              		.align	1
 377              		.global	memp_malloc
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	memp_malloc:
 383              	.LVL29:
ARM GAS  /tmp/cce45Q2U.s 			page 16


 384              	.LFB171:
 341:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 385              		.loc 1 341 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 341:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 389              		.loc 1 341 1 is_stmt 0 view .LVU101
 390 0000 08B5     		push	{r3, lr}
 391              	.LCFI4:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 3, -8
 394              		.cfi_offset 14, -4
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 395              		.loc 1 342 3 is_stmt 1 view .LVU102
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 396              		.loc 1 343 3 view .LVU103
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 397              		.loc 1 343 3 view .LVU104
 398 0002 0828     		cmp	r0, #8
 399 0004 05D8     		bhi	.L35
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 400              		.loc 1 343 3 discriminator 2 view .LVU105
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 401              		.loc 1 343 3 discriminator 2 view .LVU106
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 402              		.loc 1 350 3 discriminator 2 view .LVU107
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 403              		.loc 1 350 10 is_stmt 0 discriminator 2 view .LVU108
 404 0006 074B     		ldr	r3, .L36
 405 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 406              	.LVL30:
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 407              		.loc 1 350 10 discriminator 2 view .LVU109
 408 000c FFF7FEFF 		bl	do_memp_malloc_pool
 409              	.LVL31:
 355:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 410              		.loc 1 355 3 is_stmt 1 discriminator 2 view .LVU110
 411              	.L31:
 356:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 412              		.loc 1 356 1 is_stmt 0 view .LVU111
 413 0010 08BD     		pop	{r3, pc}
 414              	.LVL32:
 415              	.L35:
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 416              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU112
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 417              		.loc 1 343 3 discriminator 1 view .LVU113
 418 0012 054B     		ldr	r3, .L36+4
 419 0014 40F25712 		movw	r2, #343
 420 0018 0449     		ldr	r1, .L36+8
 421 001a 0548     		ldr	r0, .L36+12
 422              	.LVL33:
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 423              		.loc 1 343 3 is_stmt 0 discriminator 1 view .LVU114
 424 001c FFF7FEFF 		bl	printf
 425              	.LVL34:
ARM GAS  /tmp/cce45Q2U.s 			page 17


 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 426              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU115
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 427              		.loc 1 343 3 discriminator 1 view .LVU116
 428 0020 0020     		movs	r0, #0
 429 0022 F5E7     		b	.L31
 430              	.L37:
 431              		.align	2
 432              	.L36:
 433 0024 00000000 		.word	.LANCHOR0
 434 0028 00000000 		.word	.LC0
 435 002c 00000000 		.word	.LC5
 436 0030 54000000 		.word	.LC2
 437              		.cfi_endproc
 438              	.LFE171:
 440              		.section	.text.memp_free_pool,"ax",%progbits
 441              		.align	1
 442              		.global	memp_free_pool
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 447              	memp_free_pool:
 448              	.LVL35:
 449              	.LFB173:
 395:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 396:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 397:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 398:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 399:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
 400:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 401:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 402:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 403:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc *desc, void *mem)
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 450              		.loc 1 404 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		.loc 1 404 1 is_stmt 0 view .LVU118
 455 0000 38B5     		push	{r3, r4, r5, lr}
 456              	.LCFI5:
 457              		.cfi_def_cfa_offset 16
 458              		.cfi_offset 3, -16
 459              		.cfi_offset 4, -12
 460              		.cfi_offset 5, -8
 461              		.cfi_offset 14, -4
 462 0002 0C46     		mov	r4, r1
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 463              		.loc 1 405 3 is_stmt 1 view .LVU119
 464              		.loc 1 405 3 view .LVU120
 465 0004 0546     		mov	r5, r0
 466 0006 20B1     		cbz	r0, .L42
 467              	.LVL36:
 468              	.L39:
 469              		.loc 1 405 3 discriminator 3 view .LVU121
 470              		.loc 1 405 3 discriminator 3 view .LVU122
 406:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
ARM GAS  /tmp/cce45Q2U.s 			page 18


 471              		.loc 1 406 3 discriminator 3 view .LVU123
 472              		.loc 1 406 6 is_stmt 0 discriminator 3 view .LVU124
 473 0008 002C     		cmp	r4, #0
 474 000a 18BF     		it	ne
 475 000c 002D     		cmpne	r5, #0
 476 000e 08D1     		bne	.L43
 477              	.L38:
 407:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 408:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 409:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 410:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 411:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 478              		.loc 1 411 1 view .LVU125
 479 0010 38BD     		pop	{r3, r4, r5, pc}
 480              	.LVL37:
 481              	.L42:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 482              		.loc 1 405 3 is_stmt 1 discriminator 1 view .LVU126
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 483              		.loc 1 405 3 discriminator 1 view .LVU127
 484 0012 064B     		ldr	r3, .L44
 485 0014 40F29512 		movw	r2, #405
 486 0018 0549     		ldr	r1, .L44+4
 487              	.LVL38:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 488              		.loc 1 405 3 is_stmt 0 discriminator 1 view .LVU128
 489 001a 0648     		ldr	r0, .L44+8
 490              	.LVL39:
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 491              		.loc 1 405 3 discriminator 1 view .LVU129
 492 001c FFF7FEFF 		bl	printf
 493              	.LVL40:
 494 0020 F2E7     		b	.L39
 495              	.L43:
 410:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 496              		.loc 1 410 3 is_stmt 1 view .LVU130
 497 0022 2146     		mov	r1, r4
 498 0024 2846     		mov	r0, r5
 499 0026 FFF7FEFF 		bl	do_memp_free_pool
 500              	.LVL41:
 501 002a F1E7     		b	.L38
 502              	.L45:
 503              		.align	2
 504              	.L44:
 505 002c 00000000 		.word	.LC0
 506 0030 00000000 		.word	.LC4
 507 0034 54000000 		.word	.LC2
 508              		.cfi_endproc
 509              	.LFE173:
 511              		.section	.rodata.memp_free.str1.4,"aMS",%progbits,1
 512              		.align	2
 513              	.LC6:
 514 0000 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 514      5F667265 
 514      653A2074 
 514      79706520 
 514      3C204D45 
ARM GAS  /tmp/cce45Q2U.s 			page 19


 515              		.section	.text.memp_free,"ax",%progbits
 516              		.align	1
 517              		.global	memp_free
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	memp_free:
 523              	.LVL42:
 524              	.LFB174:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 413:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 414:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 415:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 416:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 417:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 418:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 419:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 420:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 421:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 525              		.loc 1 421 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 421 1 is_stmt 0 view .LVU132
 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI6:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 422:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 423:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 424:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 425:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 426:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 535              		.loc 1 426 3 is_stmt 1 view .LVU133
 536              		.loc 1 426 3 view .LVU134
 537 0002 0828     		cmp	r0, #8
 538 0004 06D8     		bhi	.L50
 539              		.loc 1 426 3 discriminator 2 view .LVU135
 540              		.loc 1 426 3 discriminator 2 view .LVU136
 427:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 541              		.loc 1 428 3 discriminator 2 view .LVU137
 542              		.loc 1 428 6 is_stmt 0 discriminator 2 view .LVU138
 543 0006 21B1     		cbz	r1, .L46
 429:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 430:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 431:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 432:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 433:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 434:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 435:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 436:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 437:Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 438:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 439:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 440:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
ARM GAS  /tmp/cce45Q2U.s 			page 20


 544              		.loc 1 440 3 is_stmt 1 view .LVU139
 545 0008 064B     		ldr	r3, .L51
 546 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 547              	.LVL43:
 548              		.loc 1 440 3 is_stmt 0 view .LVU140
 549 000e FFF7FEFF 		bl	do_memp_free_pool
 550              	.LVL44:
 551              	.L46:
 441:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 442:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 443:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 444:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 445:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 446:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 447:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 552              		.loc 1 447 1 view .LVU141
 553 0012 08BD     		pop	{r3, pc}
 554              	.LVL45:
 555              	.L50:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 556              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU142
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 557              		.loc 1 426 3 discriminator 1 view .LVU143
 558 0014 044B     		ldr	r3, .L51+4
 559 0016 4FF4D572 		mov	r2, #426
 560 001a 0449     		ldr	r1, .L51+8
 561              	.LVL46:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 562              		.loc 1 426 3 is_stmt 0 discriminator 1 view .LVU144
 563 001c 0448     		ldr	r0, .L51+12
 564              	.LVL47:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 565              		.loc 1 426 3 discriminator 1 view .LVU145
 566 001e FFF7FEFF 		bl	printf
 567              	.LVL48:
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 568              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU146
 426:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 569              		.loc 1 426 3 discriminator 1 view .LVU147
 570 0022 F6E7     		b	.L46
 571              	.L52:
 572              		.align	2
 573              	.L51:
 574 0024 00000000 		.word	.LANCHOR0
 575 0028 00000000 		.word	.LC0
 576 002c 00000000 		.word	.LC6
 577 0030 54000000 		.word	.LC2
 578              		.cfi_endproc
 579              	.LFE174:
 581              		.global	memp_pools
 582              		.global	memp_PBUF_POOL
 583              		.global	memp_memory_PBUF_POOL_base
 584              		.global	memp_PBUF
 585              		.global	memp_memory_PBUF_base
 586              		.global	memp_SYS_TIMEOUT
 587              		.global	memp_memory_SYS_TIMEOUT_base
 588              		.global	memp_FRAG_PBUF
ARM GAS  /tmp/cce45Q2U.s 			page 21


 589              		.global	memp_memory_FRAG_PBUF_base
 590              		.global	memp_REASSDATA
 591              		.global	memp_memory_REASSDATA_base
 592              		.global	memp_TCP_SEG
 593              		.global	memp_memory_TCP_SEG_base
 594              		.global	memp_TCP_PCB_LISTEN
 595              		.global	memp_memory_TCP_PCB_LISTEN_base
 596              		.global	memp_TCP_PCB
 597              		.global	memp_memory_TCP_PCB_base
 598              		.global	memp_UDP_PCB
 599              		.global	memp_memory_UDP_PCB_base
 600              		.section	.bss.memp_memory_FRAG_PBUF_base,"aw",%nobits
 601              		.align	2
 604              	memp_memory_FRAG_PBUF_base:
 605 0000 00000000 		.space	363
 605      00000000 
 605      00000000 
 605      00000000 
 605      00000000 
 606              		.section	.bss.memp_memory_PBUF_POOL_base,"aw",%nobits
 607              		.align	2
 610              	memp_memory_PBUF_POOL_base:
 611 0000 00000000 		.space	9731
 611      00000000 
 611      00000000 
 611      00000000 
 611      00000000 
 612              		.section	.bss.memp_memory_PBUF_base,"aw",%nobits
 613              		.align	2
 616              	memp_memory_PBUF_base:
 617 0000 00000000 		.space	259
 617      00000000 
 617      00000000 
 617      00000000 
 617      00000000 
 618              		.section	.bss.memp_memory_REASSDATA_base,"aw",%nobits
 619              		.align	2
 622              	memp_memory_REASSDATA_base:
 623 0000 00000000 		.space	163
 623      00000000 
 623      00000000 
 623      00000000 
 623      00000000 
 624              		.section	.bss.memp_memory_SYS_TIMEOUT_base,"aw",%nobits
 625              		.align	2
 628              	memp_memory_SYS_TIMEOUT_base:
 629 0000 00000000 		.space	51
 629      00000000 
 629      00000000 
 629      00000000 
 629      00000000 
 630              		.section	.bss.memp_memory_TCP_PCB_LISTEN_base,"aw",%nobits
 631              		.align	2
 634              	memp_memory_TCP_PCB_LISTEN_base:
 635 0000 00000000 		.space	227
 635      00000000 
 635      00000000 
ARM GAS  /tmp/cce45Q2U.s 			page 22


 635      00000000 
 635      00000000 
 636              		.section	.bss.memp_memory_TCP_PCB_base,"aw",%nobits
 637              		.align	2
 640              	memp_memory_TCP_PCB_base:
 641 0000 00000000 		.space	783
 641      00000000 
 641      00000000 
 641      00000000 
 641      00000000 
 642              		.section	.bss.memp_memory_TCP_SEG_base,"aw",%nobits
 643              		.align	2
 646              	memp_memory_TCP_SEG_base:
 647 0000 00000000 		.space	259
 647      00000000 
 647      00000000 
 647      00000000 
 647      00000000 
 648              		.section	.bss.memp_memory_UDP_PCB_base,"aw",%nobits
 649              		.align	2
 652              	memp_memory_UDP_PCB_base:
 653 0000 00000000 		.space	131
 653      00000000 
 653      00000000 
 653      00000000 
 653      00000000 
 654              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 655              		.align	2
 658              	memp_tab_FRAG_PBUF:
 659 0000 00000000 		.space	4
 660              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 661              		.align	2
 664              	memp_tab_PBUF:
 665 0000 00000000 		.space	4
 666              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 667              		.align	2
 670              	memp_tab_PBUF_POOL:
 671 0000 00000000 		.space	4
 672              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
 673              		.align	2
 676              	memp_tab_REASSDATA:
 677 0000 00000000 		.space	4
 678              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 679              		.align	2
 682              	memp_tab_SYS_TIMEOUT:
 683 0000 00000000 		.space	4
 684              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
 685              		.align	2
 688              	memp_tab_TCP_PCB:
 689 0000 00000000 		.space	4
 690              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
 691              		.align	2
 694              	memp_tab_TCP_PCB_LISTEN:
 695 0000 00000000 		.space	4
 696              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
 697              		.align	2
 700              	memp_tab_TCP_SEG:
ARM GAS  /tmp/cce45Q2U.s 			page 23


 701 0000 00000000 		.space	4
 702              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
 703              		.align	2
 706              	memp_tab_UDP_PCB:
 707 0000 00000000 		.space	4
 708              		.section	.rodata.memp_FRAG_PBUF,"a"
 709              		.align	2
 712              	memp_FRAG_PBUF:
 713 0000 1800     		.short	24
 714 0002 0F00     		.short	15
 715 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 716 0008 00000000 		.word	memp_tab_FRAG_PBUF
 717              		.section	.rodata.memp_PBUF,"a"
 718              		.align	2
 721              	memp_PBUF:
 722 0000 1000     		.short	16
 723 0002 1000     		.short	16
 724 0004 00000000 		.word	memp_memory_PBUF_base
 725 0008 00000000 		.word	memp_tab_PBUF
 726              		.section	.rodata.memp_PBUF_POOL,"a"
 727              		.align	2
 730              	memp_PBUF_POOL:
 731 0000 6002     		.short	608
 732 0002 1000     		.short	16
 733 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 734 0008 00000000 		.word	memp_tab_PBUF_POOL
 735              		.section	.rodata.memp_REASSDATA,"a"
 736              		.align	2
 739              	memp_REASSDATA:
 740 0000 2000     		.short	32
 741 0002 0500     		.short	5
 742 0004 00000000 		.word	memp_memory_REASSDATA_base
 743 0008 00000000 		.word	memp_tab_REASSDATA
 744              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 745              		.align	2
 748              	memp_SYS_TIMEOUT:
 749 0000 1000     		.short	16
 750 0002 0300     		.short	3
 751 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 752 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 753              		.section	.rodata.memp_TCP_PCB,"a"
 754              		.align	2
 757              	memp_TCP_PCB:
 758 0000 9C00     		.short	156
 759 0002 0500     		.short	5
 760 0004 00000000 		.word	memp_memory_TCP_PCB_base
 761 0008 00000000 		.word	memp_tab_TCP_PCB
 762              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
 763              		.align	2
 766              	memp_TCP_PCB_LISTEN:
 767 0000 1C00     		.short	28
 768 0002 0800     		.short	8
 769 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
 770 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
 771              		.section	.rodata.memp_TCP_SEG,"a"
 772              		.align	2
 775              	memp_TCP_SEG:
ARM GAS  /tmp/cce45Q2U.s 			page 24


 776 0000 1000     		.short	16
 777 0002 1000     		.short	16
 778 0004 00000000 		.word	memp_memory_TCP_SEG_base
 779 0008 00000000 		.word	memp_tab_TCP_SEG
 780              		.section	.rodata.memp_UDP_PCB,"a"
 781              		.align	2
 784              	memp_UDP_PCB:
 785 0000 2000     		.short	32
 786 0002 0400     		.short	4
 787 0004 00000000 		.word	memp_memory_UDP_PCB_base
 788 0008 00000000 		.word	memp_tab_UDP_PCB
 789              		.section	.rodata.memp_pools,"a"
 790              		.align	2
 791              		.set	.LANCHOR0,. + 0
 794              	memp_pools:
 795 0000 00000000 		.word	memp_UDP_PCB
 796 0004 00000000 		.word	memp_TCP_PCB
 797 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 798 000c 00000000 		.word	memp_TCP_SEG
 799 0010 00000000 		.word	memp_REASSDATA
 800 0014 00000000 		.word	memp_FRAG_PBUF
 801 0018 00000000 		.word	memp_SYS_TIMEOUT
 802 001c 00000000 		.word	memp_PBUF
 803 0020 00000000 		.word	memp_PBUF_POOL
 804              		.text
 805              	.Letext0:
 806              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 807              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 808              		.file 4 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 809              		.file 5 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 810              		.file 6 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 811              		.file 7 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
 812              		.file 8 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/cce45Q2U.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 memp.c
     /tmp/cce45Q2U.s:20     .rodata.do_memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/cce45Q2U.s:30     .text.do_memp_malloc_pool:0000000000000000 $t
     /tmp/cce45Q2U.s:35     .text.do_memp_malloc_pool:0000000000000000 do_memp_malloc_pool
     /tmp/cce45Q2U.s:96     .text.do_memp_malloc_pool:0000000000000028 $d
     /tmp/cce45Q2U.s:103    .rodata.do_memp_free_pool.str1.4:0000000000000000 $d
     /tmp/cce45Q2U.s:107    .text.do_memp_free_pool:0000000000000000 $t
     /tmp/cce45Q2U.s:112    .text.do_memp_free_pool:0000000000000000 do_memp_free_pool
     /tmp/cce45Q2U.s:174    .text.do_memp_free_pool:0000000000000028 $d
     /tmp/cce45Q2U.s:181    .text.memp_init_pool:0000000000000000 $t
     /tmp/cce45Q2U.s:187    .text.memp_init_pool:0000000000000000 memp_init_pool
     /tmp/cce45Q2U.s:248    .text.memp_init:0000000000000000 $t
     /tmp/cce45Q2U.s:254    .text.memp_init:0000000000000000 memp_init
     /tmp/cce45Q2U.s:298    .text.memp_init:000000000000001c $d
     /tmp/cce45Q2U.s:303    .rodata.memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/cce45Q2U.s:307    .text.memp_malloc_pool:0000000000000000 $t
     /tmp/cce45Q2U.s:313    .text.memp_malloc_pool:0000000000000000 memp_malloc_pool
     /tmp/cce45Q2U.s:365    .text.memp_malloc_pool:0000000000000024 $d
     /tmp/cce45Q2U.s:372    .rodata.memp_malloc.str1.4:0000000000000000 $d
     /tmp/cce45Q2U.s:376    .text.memp_malloc:0000000000000000 $t
     /tmp/cce45Q2U.s:382    .text.memp_malloc:0000000000000000 memp_malloc
     /tmp/cce45Q2U.s:433    .text.memp_malloc:0000000000000024 $d
     /tmp/cce45Q2U.s:441    .text.memp_free_pool:0000000000000000 $t
     /tmp/cce45Q2U.s:447    .text.memp_free_pool:0000000000000000 memp_free_pool
     /tmp/cce45Q2U.s:505    .text.memp_free_pool:000000000000002c $d
     /tmp/cce45Q2U.s:512    .rodata.memp_free.str1.4:0000000000000000 $d
     /tmp/cce45Q2U.s:516    .text.memp_free:0000000000000000 $t
     /tmp/cce45Q2U.s:522    .text.memp_free:0000000000000000 memp_free
     /tmp/cce45Q2U.s:574    .text.memp_free:0000000000000024 $d
     /tmp/cce45Q2U.s:794    .rodata.memp_pools:0000000000000000 memp_pools
     /tmp/cce45Q2U.s:730    .rodata.memp_PBUF_POOL:0000000000000000 memp_PBUF_POOL
     /tmp/cce45Q2U.s:610    .bss.memp_memory_PBUF_POOL_base:0000000000000000 memp_memory_PBUF_POOL_base
     /tmp/cce45Q2U.s:721    .rodata.memp_PBUF:0000000000000000 memp_PBUF
     /tmp/cce45Q2U.s:616    .bss.memp_memory_PBUF_base:0000000000000000 memp_memory_PBUF_base
     /tmp/cce45Q2U.s:748    .rodata.memp_SYS_TIMEOUT:0000000000000000 memp_SYS_TIMEOUT
     /tmp/cce45Q2U.s:628    .bss.memp_memory_SYS_TIMEOUT_base:0000000000000000 memp_memory_SYS_TIMEOUT_base
     /tmp/cce45Q2U.s:712    .rodata.memp_FRAG_PBUF:0000000000000000 memp_FRAG_PBUF
     /tmp/cce45Q2U.s:604    .bss.memp_memory_FRAG_PBUF_base:0000000000000000 memp_memory_FRAG_PBUF_base
     /tmp/cce45Q2U.s:739    .rodata.memp_REASSDATA:0000000000000000 memp_REASSDATA
     /tmp/cce45Q2U.s:622    .bss.memp_memory_REASSDATA_base:0000000000000000 memp_memory_REASSDATA_base
     /tmp/cce45Q2U.s:775    .rodata.memp_TCP_SEG:0000000000000000 memp_TCP_SEG
     /tmp/cce45Q2U.s:646    .bss.memp_memory_TCP_SEG_base:0000000000000000 memp_memory_TCP_SEG_base
     /tmp/cce45Q2U.s:766    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 memp_TCP_PCB_LISTEN
     /tmp/cce45Q2U.s:634    .bss.memp_memory_TCP_PCB_LISTEN_base:0000000000000000 memp_memory_TCP_PCB_LISTEN_base
     /tmp/cce45Q2U.s:757    .rodata.memp_TCP_PCB:0000000000000000 memp_TCP_PCB
     /tmp/cce45Q2U.s:640    .bss.memp_memory_TCP_PCB_base:0000000000000000 memp_memory_TCP_PCB_base
     /tmp/cce45Q2U.s:784    .rodata.memp_UDP_PCB:0000000000000000 memp_UDP_PCB
     /tmp/cce45Q2U.s:652    .bss.memp_memory_UDP_PCB_base:0000000000000000 memp_memory_UDP_PCB_base
     /tmp/cce45Q2U.s:601    .bss.memp_memory_FRAG_PBUF_base:0000000000000000 $d
     /tmp/cce45Q2U.s:607    .bss.memp_memory_PBUF_POOL_base:0000000000000000 $d
     /tmp/cce45Q2U.s:613    .bss.memp_memory_PBUF_base:0000000000000000 $d
     /tmp/cce45Q2U.s:619    .bss.memp_memory_REASSDATA_base:0000000000000000 $d
     /tmp/cce45Q2U.s:625    .bss.memp_memory_SYS_TIMEOUT_base:0000000000000000 $d
     /tmp/cce45Q2U.s:631    .bss.memp_memory_TCP_PCB_LISTEN_base:0000000000000000 $d
     /tmp/cce45Q2U.s:637    .bss.memp_memory_TCP_PCB_base:0000000000000000 $d
     /tmp/cce45Q2U.s:643    .bss.memp_memory_TCP_SEG_base:0000000000000000 $d
ARM GAS  /tmp/cce45Q2U.s 			page 26


     /tmp/cce45Q2U.s:649    .bss.memp_memory_UDP_PCB_base:0000000000000000 $d
     /tmp/cce45Q2U.s:655    .bss.memp_tab_FRAG_PBUF:0000000000000000 $d
     /tmp/cce45Q2U.s:658    .bss.memp_tab_FRAG_PBUF:0000000000000000 memp_tab_FRAG_PBUF
     /tmp/cce45Q2U.s:661    .bss.memp_tab_PBUF:0000000000000000 $d
     /tmp/cce45Q2U.s:664    .bss.memp_tab_PBUF:0000000000000000 memp_tab_PBUF
     /tmp/cce45Q2U.s:667    .bss.memp_tab_PBUF_POOL:0000000000000000 $d
     /tmp/cce45Q2U.s:670    .bss.memp_tab_PBUF_POOL:0000000000000000 memp_tab_PBUF_POOL
     /tmp/cce45Q2U.s:673    .bss.memp_tab_REASSDATA:0000000000000000 $d
     /tmp/cce45Q2U.s:676    .bss.memp_tab_REASSDATA:0000000000000000 memp_tab_REASSDATA
     /tmp/cce45Q2U.s:679    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 $d
     /tmp/cce45Q2U.s:682    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 memp_tab_SYS_TIMEOUT
     /tmp/cce45Q2U.s:685    .bss.memp_tab_TCP_PCB:0000000000000000 $d
     /tmp/cce45Q2U.s:688    .bss.memp_tab_TCP_PCB:0000000000000000 memp_tab_TCP_PCB
     /tmp/cce45Q2U.s:691    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/cce45Q2U.s:694    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 memp_tab_TCP_PCB_LISTEN
     /tmp/cce45Q2U.s:697    .bss.memp_tab_TCP_SEG:0000000000000000 $d
     /tmp/cce45Q2U.s:700    .bss.memp_tab_TCP_SEG:0000000000000000 memp_tab_TCP_SEG
     /tmp/cce45Q2U.s:703    .bss.memp_tab_UDP_PCB:0000000000000000 $d
     /tmp/cce45Q2U.s:706    .bss.memp_tab_UDP_PCB:0000000000000000 memp_tab_UDP_PCB
     /tmp/cce45Q2U.s:709    .rodata.memp_FRAG_PBUF:0000000000000000 $d
     /tmp/cce45Q2U.s:718    .rodata.memp_PBUF:0000000000000000 $d
     /tmp/cce45Q2U.s:727    .rodata.memp_PBUF_POOL:0000000000000000 $d
     /tmp/cce45Q2U.s:736    .rodata.memp_REASSDATA:0000000000000000 $d
     /tmp/cce45Q2U.s:745    .rodata.memp_SYS_TIMEOUT:0000000000000000 $d
     /tmp/cce45Q2U.s:754    .rodata.memp_TCP_PCB:0000000000000000 $d
     /tmp/cce45Q2U.s:763    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/cce45Q2U.s:772    .rodata.memp_TCP_SEG:0000000000000000 $d
     /tmp/cce45Q2U.s:781    .rodata.memp_UDP_PCB:0000000000000000 $d
     /tmp/cce45Q2U.s:790    .rodata.memp_pools:0000000000000000 $d

UNDEFINED SYMBOLS
printf
