<stg><name>mvprod_layer_1</name>


<trans_list>

<trans id="6033" from="1" to="2">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6399" from="2" to="3">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6400" from="3" to="4">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6401" from="4" to="5">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6402" from="5" to="6">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6403" from="6" to="7">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6404" from="7" to="8">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6405" from="8" to="9">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6406" from="9" to="10">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6407" from="10" to="11">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6408" from="11" to="12">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6409" from="12" to="13">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6410" from="13" to="14">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6411" from="14" to="15">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6412" from="15" to="16">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6413" from="16" to="17">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6414" from="17" to="18">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6415" from="18" to="19">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6416" from="19" to="20">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6417" from="20" to="21">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6418" from="21" to="22">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6419" from="22" to="23">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6420" from="23" to="24">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6421" from="24" to="25">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6422" from="25" to="26">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6423" from="26" to="27">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6424" from="27" to="28">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6425" from="28" to="29">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6426" from="29" to="30">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6427" from="30" to="31">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6428" from="31" to="32">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6429" from="32" to="33">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6430" from="33" to="34">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6431" from="34" to="35">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6432" from="35" to="36">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6433" from="36" to="37">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6434" from="37" to="38">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6435" from="38" to="39">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6436" from="39" to="40">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6437" from="40" to="41">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6438" from="41" to="42">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6439" from="42" to="43">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6440" from="43" to="44">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6441" from="44" to="45">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6442" from="45" to="46">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6443" from="46" to="47">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6444" from="47" to="48">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6445" from="48" to="49">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6446" from="49" to="50">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6447" from="50" to="51">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6448" from="51" to="52">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6449" from="52" to="53">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6450" from="53" to="54">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6451" from="54" to="55">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6452" from="55" to="56">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6453" from="56" to="57">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6454" from="57" to="58">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6455" from="58" to="59">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6456" from="59" to="60">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6457" from="60" to="61">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6458" from="61" to="62">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6459" from="62" to="63">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6460" from="63" to="64">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6461" from="64" to="65">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6462" from="65" to="66">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6463" from="66" to="67">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6464" from="67" to="68">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6465" from="68" to="69">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6466" from="69" to="70">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6467" from="70" to="71">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6468" from="71" to="72">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6469" from="72" to="73">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6470" from="73" to="74">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6471" from="74" to="75">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6472" from="75" to="76">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6473" from="76" to="77">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6474" from="77" to="78">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6475" from="78" to="79">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6476" from="79" to="80">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6477" from="80" to="81">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6478" from="81" to="82">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6479" from="82" to="83">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6480" from="83" to="84">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6481" from="84" to="85">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6482" from="85" to="86">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6483" from="86" to="87">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6484" from="87" to="88">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6485" from="88" to="89">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6486" from="89" to="90">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6487" from="90" to="91">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6488" from="91" to="92">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6489" from="92" to="93">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6490" from="93" to="94">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6491" from="94" to="95">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6492" from="95" to="96">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6493" from="96" to="97">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6494" from="97" to="98">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6495" from="98" to="99">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6496" from="99" to="100">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6497" from="100" to="101">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6498" from="101" to="102">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6499" from="102" to="103">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6500" from="103" to="104">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6501" from="104" to="105">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6502" from="105" to="106">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6503" from="106" to="107">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6504" from="107" to="108">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6505" from="108" to="109">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6506" from="109" to="110">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6507" from="110" to="111">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6508" from="111" to="112">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6509" from="112" to="113">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6510" from="113" to="114">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6511" from="114" to="115">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6512" from="115" to="116">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6513" from="116" to="117">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6514" from="117" to="118">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6515" from="118" to="119">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6516" from="119" to="120">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6517" from="120" to="121">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6518" from="121" to="122">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6519" from="122" to="123">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6520" from="123" to="124">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6521" from="124" to="125">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6522" from="125" to="126">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6523" from="126" to="127">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6524" from="127" to="128">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6525" from="128" to="129">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6526" from="129" to="130">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6527" from="130" to="131">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6528" from="131" to="132">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6529" from="132" to="133">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6530" from="133" to="134">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6531" from="134" to="135">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6532" from="135" to="136">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6533" from="136" to="137">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6534" from="137" to="138">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6535" from="138" to="139">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6536" from="139" to="140">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6537" from="140" to="141">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6538" from="141" to="142">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6539" from="142" to="143">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6540" from="143" to="144">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="144" to="145">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="145" to="146">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="146" to="147">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6544" from="147" to="148">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="148" to="149">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="149" to="150">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="150" to="151">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="151" to="152">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="152" to="153">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6550" from="153" to="154">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6551" from="154" to="155">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6552" from="155" to="156">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6553" from="156" to="157">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6554" from="157" to="158">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6555" from="158" to="159">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6556" from="159" to="160">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6557" from="160" to="161">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6558" from="161" to="162">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6559" from="162" to="163">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6560" from="163" to="164">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6561" from="164" to="165">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6562" from="165" to="166">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6563" from="166" to="167">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6564" from="167" to="168">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="168" to="169">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="169" to="170">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="170" to="171">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6568" from="171" to="172">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6569" from="172" to="173">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="173" to="174">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6571" from="174" to="175">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6572" from="175" to="176">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6573" from="176" to="177">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6574" from="177" to="178">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6575" from="178" to="179">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6576" from="179" to="180">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6577" from="180" to="181">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6578" from="181" to="182">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6579" from="182" to="183">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6580" from="183" to="184">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6581" from="184" to="185">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6582" from="185" to="186">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6583" from="186" to="187">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6584" from="187" to="188">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6585" from="188" to="189">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6586" from="189" to="190">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6587" from="190" to="191">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6588" from="191" to="192">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6589" from="192" to="193">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6590" from="193" to="194">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6591" from="194" to="195">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6592" from="195" to="196">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6593" from="196" to="197">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="197" to="198">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="198" to="199">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6596" from="199" to="200">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="200" to="201">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="201" to="202">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6599" from="202" to="203">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6600" from="203" to="204">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6601" from="204" to="205">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6602" from="205" to="206">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6603" from="206" to="207">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6604" from="207" to="2">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %._crit_edge.0 ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5">
<![CDATA[
rewind_header:1  %m1 = phi i5 [ 0, %0 ], [ %m, %._crit_edge.0 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
rewind_header:2  %phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %._crit_edge.0 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
rewind_header:3  %phi_mul2 = phi i11 [ 0, %0 ], [ %next_mul3, %._crit_edge.0 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:4  br i1 %do_init, label %rewind_init, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
rewind_init:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 8, [4 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
rewind_init:1  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:0  %phi_mul_cast = zext i11 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:1  %phi_mul2_cast = zext i11 %phi_mul2 to i64

]]></Node>
<StgValue><ssdm name="phi_mul2_cast"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:7  %matrix_0_V_addr = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:8  %tmp_55 = add i11 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:11  %tmp_56 = add i11 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:158  %matrix_1_V_addr = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:209  %matrix_2_V_addr = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:260  %matrix_3_V_addr = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:311  %matrix_4_V_addr = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:362  %matrix_5_V_addr = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:413  %matrix_6_V_addr = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:465  %matrix_7_V_addr = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %phi_mul2_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:466  %tmp_105 = or i11 %phi_mul2, 1

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:467  %tmp_114_cast = zext i11 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:468  %matrix_7_V_addr_1 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_114_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:596  %input_0_V_addr = getelementptr [51 x i18]* %input_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:597  %input_0_V_load = load i18* %input_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:599  %matrix_0_V_load = load i18* %matrix_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:602  %input_0_V_addr_1 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:603  %input_0_V_load_1 = load i18* %input_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1104  %input_1_V_addr = getelementptr [51 x i18]* %input_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1105  %input_1_V_load = load i18* %input_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1107  %matrix_1_V_load = load i18* %matrix_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1114  %input_1_V_addr_1 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1115  %input_1_V_load_1 = load i18* %input_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1614  %input_2_V_addr = getelementptr [51 x i18]* %input_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1615  %input_2_V_load = load i18* %input_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1617  %matrix_2_V_load = load i18* %matrix_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1624  %input_2_V_addr_1 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1625  %input_2_V_load_1 = load i18* %input_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2124  %input_3_V_addr = getelementptr [51 x i18]* %input_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2125  %input_3_V_load = load i18* %input_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2127  %matrix_3_V_load = load i18* %matrix_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2134  %input_3_V_addr_1 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2135  %input_3_V_load_1 = load i18* %input_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2634  %input_4_V_addr = getelementptr [51 x i18]* %input_4_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_4_V_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2635  %input_4_V_load = load i18* %input_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2637  %matrix_4_V_load = load i18* %matrix_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2644  %input_4_V_addr_1 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2645  %input_4_V_load_1 = load i18* %input_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_1"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3144  %input_5_V_addr = getelementptr [51 x i18]* %input_5_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_5_V_addr"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3145  %input_5_V_load = load i18* %input_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3147  %matrix_5_V_load = load i18* %matrix_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3154  %input_5_V_addr_1 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3155  %input_5_V_load_1 = load i18* %input_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_1"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3654  %input_6_V_addr = getelementptr [51 x i18]* %input_6_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_6_V_addr"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3655  %input_6_V_load = load i18* %input_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3657  %matrix_6_V_load = load i18* %matrix_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3664  %input_6_V_addr_1 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3665  %input_6_V_load_1 = load i18* %input_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_1"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4164  %input_7_V_addr = getelementptr [44 x i18]* %input_7_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_7_V_addr"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4165  %input_7_V_load = load i18* %input_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4167  %matrix_7_V_load = load i18* %matrix_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4174  %input_7_V_addr_1 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4175  %input_7_V_load_1 = load i18* %input_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_1"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4177  %matrix_7_V_load_1 = load i18* %matrix_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:9  %tmp_63_cast = zext i11 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %matrix_0_V_addr_1 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:12  %tmp_64_cast = zext i11 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %matrix_0_V_addr_2 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:14  %tmp_57 = add i11 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:17  %tmp_58 = add i11 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:159  %matrix_1_V_addr_1 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:160  %matrix_1_V_addr_2 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:210  %matrix_2_V_addr_1 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:211  %matrix_2_V_addr_2 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:261  %matrix_3_V_addr_1 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:262  %matrix_3_V_addr_2 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:312  %matrix_4_V_addr_1 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:313  %matrix_4_V_addr_2 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:363  %matrix_5_V_addr_1 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:364  %matrix_5_V_addr_2 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:414  %matrix_6_V_addr_1 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:415  %matrix_6_V_addr_2 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:469  %tmp_106 = or i11 %phi_mul2, 2

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:470  %tmp_115_cast = zext i11 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:471  %matrix_7_V_addr_2 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:472  %tmp_107 = or i11 %phi_mul2, 3

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:473  %tmp_116_cast = zext i11 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:474  %matrix_7_V_addr_3 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:475  %tmp_108 = add i11 %phi_mul2, 4

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:478  %tmp_109 = add i11 %phi_mul2, 5

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:597  %input_0_V_load = load i18* %input_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:599  %matrix_0_V_load = load i18* %matrix_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:603  %input_0_V_load_1 = load i18* %input_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:605  %matrix_0_V_load_1 = load i18* %matrix_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:614  %input_0_V_addr_2 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_2"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:615  %input_0_V_load_2 = load i18* %input_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:617  %matrix_0_V_load_2 = load i18* %matrix_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_2"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:624  %input_0_V_addr_3 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_0_V_addr_3"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:625  %input_0_V_load_3 = load i18* %input_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1105  %input_1_V_load = load i18* %input_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1107  %matrix_1_V_load = load i18* %matrix_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1115  %input_1_V_load_1 = load i18* %input_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1117  %matrix_1_V_load_1 = load i18* %matrix_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1124  %input_1_V_addr_2 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_2"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1125  %input_1_V_load_2 = load i18* %input_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1127  %matrix_1_V_load_2 = load i18* %matrix_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_2"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1134  %input_1_V_addr_3 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_1_V_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1135  %input_1_V_load_3 = load i18* %input_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1615  %input_2_V_load = load i18* %input_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1617  %matrix_2_V_load = load i18* %matrix_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1625  %input_2_V_load_1 = load i18* %input_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1627  %matrix_2_V_load_1 = load i18* %matrix_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1634  %input_2_V_addr_2 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1635  %input_2_V_load_2 = load i18* %input_2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1637  %matrix_2_V_load_2 = load i18* %matrix_2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_2"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1644  %input_2_V_addr_3 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_2_V_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1645  %input_2_V_load_3 = load i18* %input_2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2125  %input_3_V_load = load i18* %input_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2127  %matrix_3_V_load = load i18* %matrix_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2135  %input_3_V_load_1 = load i18* %input_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2137  %matrix_3_V_load_1 = load i18* %matrix_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_1"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2144  %input_3_V_addr_2 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2145  %input_3_V_load_2 = load i18* %input_3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2147  %matrix_3_V_load_2 = load i18* %matrix_3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_2"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2154  %input_3_V_addr_3 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_3_V_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2155  %input_3_V_load_3 = load i18* %input_3_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2635  %input_4_V_load = load i18* %input_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2637  %matrix_4_V_load = load i18* %matrix_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2645  %input_4_V_load_1 = load i18* %input_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_1"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2647  %matrix_4_V_load_1 = load i18* %matrix_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2654  %input_4_V_addr_2 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2655  %input_4_V_load_2 = load i18* %input_4_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_2"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2657  %matrix_4_V_load_2 = load i18* %matrix_4_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_2"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2664  %input_4_V_addr_3 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_4_V_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2665  %input_4_V_load_3 = load i18* %input_4_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3145  %input_5_V_load = load i18* %input_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3147  %matrix_5_V_load = load i18* %matrix_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3155  %input_5_V_load_1 = load i18* %input_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3157  %matrix_5_V_load_1 = load i18* %matrix_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_1"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3164  %input_5_V_addr_2 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3165  %input_5_V_load_2 = load i18* %input_5_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_2"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3167  %matrix_5_V_load_2 = load i18* %matrix_5_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_2"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3174  %input_5_V_addr_3 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_5_V_addr_3"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3175  %input_5_V_load_3 = load i18* %input_5_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_3"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3655  %input_6_V_load = load i18* %input_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3657  %matrix_6_V_load = load i18* %matrix_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3665  %input_6_V_load_1 = load i18* %input_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3667  %matrix_6_V_load_1 = load i18* %matrix_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3674  %input_6_V_addr_2 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_2"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3675  %input_6_V_load_2 = load i18* %input_6_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_2"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3677  %matrix_6_V_load_2 = load i18* %matrix_6_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3684  %input_6_V_addr_3 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_6_V_addr_3"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3685  %input_6_V_load_3 = load i18* %input_6_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_3"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4165  %input_7_V_load = load i18* %input_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4167  %matrix_7_V_load = load i18* %matrix_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4175  %input_7_V_load_1 = load i18* %input_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_1"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4177  %matrix_7_V_load_1 = load i18* %matrix_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4184  %input_7_V_addr_2 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4185  %input_7_V_load_2 = load i18* %input_7_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_2"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4187  %matrix_7_V_load_2 = load i18* %matrix_7_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_2"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4194  %input_7_V_addr_3 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_7_V_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4195  %input_7_V_load_3 = load i18* %input_7_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_3"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4197  %matrix_7_V_load_3 = load i18* %matrix_7_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:15  %tmp_65_cast = zext i11 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %matrix_0_V_addr_3 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:18  %tmp_66_cast = zext i11 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %matrix_0_V_addr_4 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:20  %tmp_59 = add i11 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:23  %tmp_60 = add i11 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:161  %matrix_1_V_addr_3 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_3"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:162  %matrix_1_V_addr_4 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:212  %matrix_2_V_addr_3 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_3"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:213  %matrix_2_V_addr_4 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_4"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:263  %matrix_3_V_addr_3 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:264  %matrix_3_V_addr_4 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_4"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:314  %matrix_4_V_addr_3 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_3"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:315  %matrix_4_V_addr_4 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:365  %matrix_5_V_addr_3 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_3"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:366  %matrix_5_V_addr_4 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_4"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:416  %matrix_6_V_addr_3 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_3"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:417  %matrix_6_V_addr_4 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_4"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:476  %tmp_117_cast = zext i11 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:477  %matrix_7_V_addr_4 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_4"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:479  %tmp_118_cast = zext i11 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:480  %matrix_7_V_addr_5 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_5"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:481  %tmp_110 = add i11 %phi_mul2, 6

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:484  %tmp_111 = add i11 %phi_mul2, 7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:598  %OP1_V = sext i18 %input_0_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:600  %OP2_V = sext i18 %matrix_0_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:601  %p_Val2_s = mul nsw i36 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:605  %matrix_0_V_load_1 = load i18* %matrix_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_1"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:615  %input_0_V_load_2 = load i18* %input_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:617  %matrix_0_V_load_2 = load i18* %matrix_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_2"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:625  %input_0_V_load_3 = load i18* %input_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:627  %matrix_0_V_load_3 = load i18* %matrix_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_3"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:634  %input_0_V_addr_4 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_0_V_addr_4"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:635  %input_0_V_load_4 = load i18* %input_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:637  %matrix_0_V_load_4 = load i18* %matrix_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_4"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:644  %input_0_V_addr_5 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:645  %input_0_V_load_5 = load i18* %input_0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1106  %OP1_V_50 = sext i18 %input_1_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_50"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1108  %OP2_V_50 = sext i18 %matrix_1_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_50"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1109  %p_Val2_16_50 = mul nsw i36 %OP1_V_50, %OP2_V_50

]]></Node>
<StgValue><ssdm name="p_Val2_16_50"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1117  %matrix_1_V_load_1 = load i18* %matrix_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_1"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1125  %input_1_V_load_2 = load i18* %input_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1127  %matrix_1_V_load_2 = load i18* %matrix_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_2"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1135  %input_1_V_load_3 = load i18* %input_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1137  %matrix_1_V_load_3 = load i18* %matrix_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_3"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1144  %input_1_V_addr_4 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_1_V_addr_4"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1145  %input_1_V_load_4 = load i18* %input_1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1147  %matrix_1_V_load_4 = load i18* %matrix_1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_4"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1154  %input_1_V_addr_5 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_1_V_addr_5"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1155  %input_1_V_load_5 = load i18* %input_1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1616  %OP1_V_101 = sext i18 %input_2_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_101"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1618  %OP2_V_101 = sext i18 %matrix_2_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_101"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1619  %p_Val2_16_101 = mul nsw i36 %OP1_V_101, %OP2_V_101

]]></Node>
<StgValue><ssdm name="p_Val2_16_101"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1627  %matrix_2_V_load_1 = load i18* %matrix_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_1"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1635  %input_2_V_load_2 = load i18* %input_2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1637  %matrix_2_V_load_2 = load i18* %matrix_2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_2"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1645  %input_2_V_load_3 = load i18* %input_2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1647  %matrix_2_V_load_3 = load i18* %matrix_2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_3"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1654  %input_2_V_addr_4 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_2_V_addr_4"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1655  %input_2_V_load_4 = load i18* %input_2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1657  %matrix_2_V_load_4 = load i18* %matrix_2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_4"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1664  %input_2_V_addr_5 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_2_V_addr_5"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1665  %input_2_V_load_5 = load i18* %input_2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2126  %OP1_V_152 = sext i18 %input_3_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_152"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2128  %OP2_V_152 = sext i18 %matrix_3_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_152"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2129  %p_Val2_16_152 = mul nsw i36 %OP1_V_152, %OP2_V_152

]]></Node>
<StgValue><ssdm name="p_Val2_16_152"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2137  %matrix_3_V_load_1 = load i18* %matrix_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_1"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2145  %input_3_V_load_2 = load i18* %input_3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2147  %matrix_3_V_load_2 = load i18* %matrix_3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_2"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2155  %input_3_V_load_3 = load i18* %input_3_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2157  %matrix_3_V_load_3 = load i18* %matrix_3_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_3"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2164  %input_3_V_addr_4 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_3_V_addr_4"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2165  %input_3_V_load_4 = load i18* %input_3_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2167  %matrix_3_V_load_4 = load i18* %matrix_3_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_4"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2174  %input_3_V_addr_5 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_3_V_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2175  %input_3_V_load_5 = load i18* %input_3_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2636  %OP1_V_203 = sext i18 %input_4_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_203"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2638  %OP2_V_203 = sext i18 %matrix_4_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_203"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2639  %p_Val2_16_203 = mul nsw i36 %OP1_V_203, %OP2_V_203

]]></Node>
<StgValue><ssdm name="p_Val2_16_203"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2647  %matrix_4_V_load_1 = load i18* %matrix_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_1"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2655  %input_4_V_load_2 = load i18* %input_4_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_2"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2657  %matrix_4_V_load_2 = load i18* %matrix_4_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_2"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2665  %input_4_V_load_3 = load i18* %input_4_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_3"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2667  %matrix_4_V_load_3 = load i18* %matrix_4_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_3"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2674  %input_4_V_addr_4 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_4_V_addr_4"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2675  %input_4_V_load_4 = load i18* %input_4_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_4"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2677  %matrix_4_V_load_4 = load i18* %matrix_4_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_4"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2684  %input_4_V_addr_5 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_4_V_addr_5"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2685  %input_4_V_load_5 = load i18* %input_4_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_5"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3146  %OP1_V_254 = sext i18 %input_5_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_254"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3148  %OP2_V_254 = sext i18 %matrix_5_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_254"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3149  %p_Val2_16_254 = mul nsw i36 %OP1_V_254, %OP2_V_254

]]></Node>
<StgValue><ssdm name="p_Val2_16_254"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3157  %matrix_5_V_load_1 = load i18* %matrix_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_1"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3165  %input_5_V_load_2 = load i18* %input_5_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_2"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3167  %matrix_5_V_load_2 = load i18* %matrix_5_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_2"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3175  %input_5_V_load_3 = load i18* %input_5_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_3"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3177  %matrix_5_V_load_3 = load i18* %matrix_5_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_3"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3184  %input_5_V_addr_4 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_5_V_addr_4"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3185  %input_5_V_load_4 = load i18* %input_5_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_4"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3187  %matrix_5_V_load_4 = load i18* %matrix_5_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_4"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3194  %input_5_V_addr_5 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_5_V_addr_5"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3195  %input_5_V_load_5 = load i18* %input_5_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_5"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3656  %OP1_V_305 = sext i18 %input_6_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_305"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3658  %OP2_V_305 = sext i18 %matrix_6_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_305"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3659  %p_Val2_16_305 = mul nsw i36 %OP1_V_305, %OP2_V_305

]]></Node>
<StgValue><ssdm name="p_Val2_16_305"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3667  %matrix_6_V_load_1 = load i18* %matrix_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_1"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3675  %input_6_V_load_2 = load i18* %input_6_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_2"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3677  %matrix_6_V_load_2 = load i18* %matrix_6_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_2"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3685  %input_6_V_load_3 = load i18* %input_6_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_3"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3687  %matrix_6_V_load_3 = load i18* %matrix_6_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_3"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3694  %input_6_V_addr_4 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_6_V_addr_4"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3695  %input_6_V_load_4 = load i18* %input_6_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_4"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3697  %matrix_6_V_load_4 = load i18* %matrix_6_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_4"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3704  %input_6_V_addr_5 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_6_V_addr_5"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3705  %input_6_V_load_5 = load i18* %input_6_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_5"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4166  %OP1_V_356 = sext i18 %input_7_V_load to i36

]]></Node>
<StgValue><ssdm name="OP1_V_356"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4168  %OP2_V_356 = sext i18 %matrix_7_V_load to i36

]]></Node>
<StgValue><ssdm name="OP2_V_356"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4169  %p_Val2_16_356 = mul nsw i36 %OP1_V_356, %OP2_V_356

]]></Node>
<StgValue><ssdm name="p_Val2_16_356"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4185  %input_7_V_load_2 = load i18* %input_7_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_2"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4187  %matrix_7_V_load_2 = load i18* %matrix_7_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_2"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4195  %input_7_V_load_3 = load i18* %input_7_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_3"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4197  %matrix_7_V_load_3 = load i18* %matrix_7_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_3"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4204  %input_7_V_addr_4 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_7_V_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4205  %input_7_V_load_4 = load i18* %input_7_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_4"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4207  %matrix_7_V_load_4 = load i18* %matrix_7_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_4"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4214  %input_7_V_addr_5 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_7_V_addr_5"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4215  %input_7_V_load_5 = load i18* %input_7_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_5"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4217  %matrix_7_V_load_5 = load i18* %matrix_7_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:21  %tmp_67_cast = zext i11 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %matrix_0_V_addr_5 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_5"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:24  %tmp_68_cast = zext i11 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %matrix_0_V_addr_6 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_6"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:26  %tmp_61 = add i11 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:29  %tmp_62 = add i11 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:163  %matrix_1_V_addr_5 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_5"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:164  %matrix_1_V_addr_6 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_6"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:214  %matrix_2_V_addr_5 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_5"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:215  %matrix_2_V_addr_6 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_6"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:265  %matrix_3_V_addr_5 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_5"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:266  %matrix_3_V_addr_6 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_6"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:316  %matrix_4_V_addr_5 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_5"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:317  %matrix_4_V_addr_6 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_6"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:367  %matrix_5_V_addr_5 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:368  %matrix_5_V_addr_6 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_6"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:418  %matrix_6_V_addr_5 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_5"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:419  %matrix_6_V_addr_6 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_6"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:482  %tmp_119_cast = zext i11 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:483  %matrix_7_V_addr_6 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_6"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:485  %tmp_120_cast = zext i11 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:486  %matrix_7_V_addr_7 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_7"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:487  %tmp_112 = add i11 %phi_mul2, 8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:490  %tmp_113 = add i11 %phi_mul2, 9

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:601  %p_Val2_s = mul nsw i36 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:604  %OP1_V_1 = sext i18 %input_0_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:606  %OP2_V_1 = sext i18 %matrix_0_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:607  %p_Val2_16_1 = mul nsw i36 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_1"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:608  %tmp_148 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %p_Val2_s, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:616  %OP1_V_2 = sext i18 %input_0_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:618  %OP2_V_2 = sext i18 %matrix_0_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:619  %p_Val2_16_2 = mul nsw i36 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_2"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:627  %matrix_0_V_load_3 = load i18* %matrix_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_3"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:635  %input_0_V_load_4 = load i18* %input_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:637  %matrix_0_V_load_4 = load i18* %matrix_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_4"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:645  %input_0_V_load_5 = load i18* %input_0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:647  %matrix_0_V_load_5 = load i18* %matrix_0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_5"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:654  %input_0_V_addr_6 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:655  %input_0_V_load_6 = load i18* %input_0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:657  %matrix_0_V_load_6 = load i18* %matrix_0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_6"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:664  %input_0_V_addr_7 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:665  %input_0_V_load_7 = load i18* %input_0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1109  %p_Val2_16_50 = mul nsw i36 %OP1_V_50, %OP2_V_50

]]></Node>
<StgValue><ssdm name="p_Val2_16_50"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1116  %OP1_V_51 = sext i18 %input_1_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_51"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1118  %OP2_V_51 = sext i18 %matrix_1_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_51"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1119  %p_Val2_16_51 = mul nsw i36 %OP1_V_51, %OP2_V_51

]]></Node>
<StgValue><ssdm name="p_Val2_16_51"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1126  %OP1_V_52 = sext i18 %input_1_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_52"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1128  %OP2_V_52 = sext i18 %matrix_1_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_52"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1129  %p_Val2_16_52 = mul nsw i36 %OP1_V_52, %OP2_V_52

]]></Node>
<StgValue><ssdm name="p_Val2_16_52"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1137  %matrix_1_V_load_3 = load i18* %matrix_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_3"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1145  %input_1_V_load_4 = load i18* %input_1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1147  %matrix_1_V_load_4 = load i18* %matrix_1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_4"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1155  %input_1_V_load_5 = load i18* %input_1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1157  %matrix_1_V_load_5 = load i18* %matrix_1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_5"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1164  %input_1_V_addr_6 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_1_V_addr_6"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1165  %input_1_V_load_6 = load i18* %input_1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1167  %matrix_1_V_load_6 = load i18* %matrix_1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_6"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1174  %input_1_V_addr_7 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_1_V_addr_7"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1175  %input_1_V_load_7 = load i18* %input_1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1619  %p_Val2_16_101 = mul nsw i36 %OP1_V_101, %OP2_V_101

]]></Node>
<StgValue><ssdm name="p_Val2_16_101"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1626  %OP1_V_102 = sext i18 %input_2_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_102"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1628  %OP2_V_102 = sext i18 %matrix_2_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_102"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1629  %p_Val2_16_102 = mul nsw i36 %OP1_V_102, %OP2_V_102

]]></Node>
<StgValue><ssdm name="p_Val2_16_102"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1636  %OP1_V_103 = sext i18 %input_2_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_103"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1638  %OP2_V_103 = sext i18 %matrix_2_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_103"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1639  %p_Val2_16_103 = mul nsw i36 %OP1_V_103, %OP2_V_103

]]></Node>
<StgValue><ssdm name="p_Val2_16_103"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1647  %matrix_2_V_load_3 = load i18* %matrix_2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_3"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1655  %input_2_V_load_4 = load i18* %input_2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1657  %matrix_2_V_load_4 = load i18* %matrix_2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_4"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1665  %input_2_V_load_5 = load i18* %input_2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1667  %matrix_2_V_load_5 = load i18* %matrix_2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_5"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1674  %input_2_V_addr_6 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_2_V_addr_6"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1675  %input_2_V_load_6 = load i18* %input_2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1677  %matrix_2_V_load_6 = load i18* %matrix_2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_6"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1684  %input_2_V_addr_7 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_2_V_addr_7"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1685  %input_2_V_load_7 = load i18* %input_2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2129  %p_Val2_16_152 = mul nsw i36 %OP1_V_152, %OP2_V_152

]]></Node>
<StgValue><ssdm name="p_Val2_16_152"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2136  %OP1_V_153 = sext i18 %input_3_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_153"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2138  %OP2_V_153 = sext i18 %matrix_3_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_153"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2139  %p_Val2_16_153 = mul nsw i36 %OP1_V_153, %OP2_V_153

]]></Node>
<StgValue><ssdm name="p_Val2_16_153"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2146  %OP1_V_154 = sext i18 %input_3_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_154"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2148  %OP2_V_154 = sext i18 %matrix_3_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_154"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2149  %p_Val2_16_154 = mul nsw i36 %OP1_V_154, %OP2_V_154

]]></Node>
<StgValue><ssdm name="p_Val2_16_154"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2157  %matrix_3_V_load_3 = load i18* %matrix_3_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_3"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2165  %input_3_V_load_4 = load i18* %input_3_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2167  %matrix_3_V_load_4 = load i18* %matrix_3_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_4"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2175  %input_3_V_load_5 = load i18* %input_3_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2177  %matrix_3_V_load_5 = load i18* %matrix_3_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_5"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2184  %input_3_V_addr_6 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_3_V_addr_6"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2185  %input_3_V_load_6 = load i18* %input_3_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2187  %matrix_3_V_load_6 = load i18* %matrix_3_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_6"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2194  %input_3_V_addr_7 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_3_V_addr_7"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2195  %input_3_V_load_7 = load i18* %input_3_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2639  %p_Val2_16_203 = mul nsw i36 %OP1_V_203, %OP2_V_203

]]></Node>
<StgValue><ssdm name="p_Val2_16_203"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2667  %matrix_4_V_load_3 = load i18* %matrix_4_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_3"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2675  %input_4_V_load_4 = load i18* %input_4_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_4"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2677  %matrix_4_V_load_4 = load i18* %matrix_4_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_4"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2685  %input_4_V_load_5 = load i18* %input_4_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_5"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2687  %matrix_4_V_load_5 = load i18* %matrix_4_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_5"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2694  %input_4_V_addr_6 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_4_V_addr_6"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2695  %input_4_V_load_6 = load i18* %input_4_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_6"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2697  %matrix_4_V_load_6 = load i18* %matrix_4_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_6"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2704  %input_4_V_addr_7 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_4_V_addr_7"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2705  %input_4_V_load_7 = load i18* %input_4_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_7"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3149  %p_Val2_16_254 = mul nsw i36 %OP1_V_254, %OP2_V_254

]]></Node>
<StgValue><ssdm name="p_Val2_16_254"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3177  %matrix_5_V_load_3 = load i18* %matrix_5_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_3"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3185  %input_5_V_load_4 = load i18* %input_5_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_4"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3187  %matrix_5_V_load_4 = load i18* %matrix_5_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_4"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3195  %input_5_V_load_5 = load i18* %input_5_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_5"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3197  %matrix_5_V_load_5 = load i18* %matrix_5_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_5"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3204  %input_5_V_addr_6 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_5_V_addr_6"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3205  %input_5_V_load_6 = load i18* %input_5_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_6"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3207  %matrix_5_V_load_6 = load i18* %matrix_5_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_6"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3214  %input_5_V_addr_7 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_5_V_addr_7"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3215  %input_5_V_load_7 = load i18* %input_5_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_7"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3659  %p_Val2_16_305 = mul nsw i36 %OP1_V_305, %OP2_V_305

]]></Node>
<StgValue><ssdm name="p_Val2_16_305"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3687  %matrix_6_V_load_3 = load i18* %matrix_6_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_3"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3695  %input_6_V_load_4 = load i18* %input_6_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_4"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3697  %matrix_6_V_load_4 = load i18* %matrix_6_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_4"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3705  %input_6_V_load_5 = load i18* %input_6_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_5"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3707  %matrix_6_V_load_5 = load i18* %matrix_6_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_5"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3714  %input_6_V_addr_6 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_6_V_addr_6"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3715  %input_6_V_load_6 = load i18* %input_6_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_6"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3717  %matrix_6_V_load_6 = load i18* %matrix_6_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_6"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3724  %input_6_V_addr_7 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_6_V_addr_7"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3725  %input_6_V_load_7 = load i18* %input_6_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_7"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4169  %p_Val2_16_356 = mul nsw i36 %OP1_V_356, %OP2_V_356

]]></Node>
<StgValue><ssdm name="p_Val2_16_356"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4205  %input_7_V_load_4 = load i18* %input_7_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_4"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4207  %matrix_7_V_load_4 = load i18* %matrix_7_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_4"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4215  %input_7_V_load_5 = load i18* %input_7_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_5"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4217  %matrix_7_V_load_5 = load i18* %matrix_7_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_5"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4224  %input_7_V_addr_6 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_7_V_addr_6"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4225  %input_7_V_load_6 = load i18* %input_7_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_6"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4227  %matrix_7_V_load_6 = load i18* %matrix_7_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_6"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4234  %input_7_V_addr_7 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_7_V_addr_7"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4235  %input_7_V_load_7 = load i18* %input_7_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_7"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4237  %matrix_7_V_load_7 = load i18* %matrix_7_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:27  %tmp_69_cast = zext i11 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:28  %matrix_0_V_addr_7 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_7"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:30  %tmp_70_cast = zext i11 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:31  %matrix_0_V_addr_8 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_8"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:32  %tmp_63 = add i11 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:35  %tmp_64 = add i11 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:165  %matrix_1_V_addr_7 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_7"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:166  %matrix_1_V_addr_8 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_8"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:216  %matrix_2_V_addr_7 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_7"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:217  %matrix_2_V_addr_8 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_8"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:267  %matrix_3_V_addr_7 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_7"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:268  %matrix_3_V_addr_8 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_8"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:318  %matrix_4_V_addr_7 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_7"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:319  %matrix_4_V_addr_8 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_8"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:369  %matrix_5_V_addr_7 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_7"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:370  %matrix_5_V_addr_8 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_8"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:420  %matrix_6_V_addr_7 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_7"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:421  %matrix_6_V_addr_8 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_8"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:488  %tmp_121_cast = zext i11 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:489  %matrix_7_V_addr_8 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_8"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:491  %tmp_122_cast = zext i11 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:492  %matrix_7_V_addr_9 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_9"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:493  %tmp_114 = add i11 %phi_mul2, 10

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:496  %tmp_115 = add i11 %phi_mul2, 11

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:607  %p_Val2_16_1 = mul nsw i36 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_1"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:619  %p_Val2_16_2 = mul nsw i36 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_2"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:626  %OP1_V_3 = sext i18 %input_0_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:628  %OP2_V_3 = sext i18 %matrix_0_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:629  %p_Val2_16_3 = mul nsw i36 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_3"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:636  %OP1_V_4 = sext i18 %input_0_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:638  %OP2_V_4 = sext i18 %matrix_0_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:639  %p_Val2_16_4 = mul nsw i36 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_4"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:647  %matrix_0_V_load_5 = load i18* %matrix_0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_5"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:655  %input_0_V_load_6 = load i18* %input_0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:657  %matrix_0_V_load_6 = load i18* %matrix_0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_6"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:665  %input_0_V_load_7 = load i18* %input_0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:667  %matrix_0_V_load_7 = load i18* %matrix_0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_7"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:674  %input_0_V_addr_8 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:675  %input_0_V_load_8 = load i18* %input_0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:677  %matrix_0_V_load_8 = load i18* %matrix_0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_8"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:684  %input_0_V_addr_9 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_0_V_addr_9"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:685  %input_0_V_load_9 = load i18* %input_0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1119  %p_Val2_16_51 = mul nsw i36 %OP1_V_51, %OP2_V_51

]]></Node>
<StgValue><ssdm name="p_Val2_16_51"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1129  %p_Val2_16_52 = mul nsw i36 %OP1_V_52, %OP2_V_52

]]></Node>
<StgValue><ssdm name="p_Val2_16_52"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1136  %OP1_V_53 = sext i18 %input_1_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_53"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1138  %OP2_V_53 = sext i18 %matrix_1_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_53"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1139  %p_Val2_16_53 = mul nsw i36 %OP1_V_53, %OP2_V_53

]]></Node>
<StgValue><ssdm name="p_Val2_16_53"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1146  %OP1_V_54 = sext i18 %input_1_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_54"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1148  %OP2_V_54 = sext i18 %matrix_1_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_54"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1149  %p_Val2_16_54 = mul nsw i36 %OP1_V_54, %OP2_V_54

]]></Node>
<StgValue><ssdm name="p_Val2_16_54"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1157  %matrix_1_V_load_5 = load i18* %matrix_1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_5"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1165  %input_1_V_load_6 = load i18* %input_1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1167  %matrix_1_V_load_6 = load i18* %matrix_1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_6"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1175  %input_1_V_load_7 = load i18* %input_1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1177  %matrix_1_V_load_7 = load i18* %matrix_1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_7"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1184  %input_1_V_addr_8 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_1_V_addr_8"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1185  %input_1_V_load_8 = load i18* %input_1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1187  %matrix_1_V_load_8 = load i18* %matrix_1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_8"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1194  %input_1_V_addr_9 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_1_V_addr_9"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1195  %input_1_V_load_9 = load i18* %input_1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_9"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1629  %p_Val2_16_102 = mul nsw i36 %OP1_V_102, %OP2_V_102

]]></Node>
<StgValue><ssdm name="p_Val2_16_102"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1639  %p_Val2_16_103 = mul nsw i36 %OP1_V_103, %OP2_V_103

]]></Node>
<StgValue><ssdm name="p_Val2_16_103"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1646  %OP1_V_104 = sext i18 %input_2_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_104"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1648  %OP2_V_104 = sext i18 %matrix_2_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_104"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1649  %p_Val2_16_104 = mul nsw i36 %OP1_V_104, %OP2_V_104

]]></Node>
<StgValue><ssdm name="p_Val2_16_104"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1656  %OP1_V_105 = sext i18 %input_2_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_105"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1658  %OP2_V_105 = sext i18 %matrix_2_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_105"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1659  %p_Val2_16_105 = mul nsw i36 %OP1_V_105, %OP2_V_105

]]></Node>
<StgValue><ssdm name="p_Val2_16_105"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1667  %matrix_2_V_load_5 = load i18* %matrix_2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_5"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1675  %input_2_V_load_6 = load i18* %input_2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1677  %matrix_2_V_load_6 = load i18* %matrix_2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_6"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1685  %input_2_V_load_7 = load i18* %input_2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1687  %matrix_2_V_load_7 = load i18* %matrix_2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_7"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1694  %input_2_V_addr_8 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_2_V_addr_8"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1695  %input_2_V_load_8 = load i18* %input_2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1697  %matrix_2_V_load_8 = load i18* %matrix_2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_8"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1704  %input_2_V_addr_9 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_2_V_addr_9"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1705  %input_2_V_load_9 = load i18* %input_2_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_9"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2139  %p_Val2_16_153 = mul nsw i36 %OP1_V_153, %OP2_V_153

]]></Node>
<StgValue><ssdm name="p_Val2_16_153"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2149  %p_Val2_16_154 = mul nsw i36 %OP1_V_154, %OP2_V_154

]]></Node>
<StgValue><ssdm name="p_Val2_16_154"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2156  %OP1_V_155 = sext i18 %input_3_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_155"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2158  %OP2_V_155 = sext i18 %matrix_3_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_155"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2159  %p_Val2_16_155 = mul nsw i36 %OP1_V_155, %OP2_V_155

]]></Node>
<StgValue><ssdm name="p_Val2_16_155"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2166  %OP1_V_156 = sext i18 %input_3_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_156"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2168  %OP2_V_156 = sext i18 %matrix_3_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_156"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2169  %p_Val2_16_156 = mul nsw i36 %OP1_V_156, %OP2_V_156

]]></Node>
<StgValue><ssdm name="p_Val2_16_156"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2177  %matrix_3_V_load_5 = load i18* %matrix_3_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_5"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2185  %input_3_V_load_6 = load i18* %input_3_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2187  %matrix_3_V_load_6 = load i18* %matrix_3_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_6"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2195  %input_3_V_load_7 = load i18* %input_3_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2197  %matrix_3_V_load_7 = load i18* %matrix_3_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_7"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2204  %input_3_V_addr_8 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_3_V_addr_8"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2205  %input_3_V_load_8 = load i18* %input_3_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2207  %matrix_3_V_load_8 = load i18* %matrix_3_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_8"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2214  %input_3_V_addr_9 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_3_V_addr_9"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2215  %input_3_V_load_9 = load i18* %input_3_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_9"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2687  %matrix_4_V_load_5 = load i18* %matrix_4_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_5"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2695  %input_4_V_load_6 = load i18* %input_4_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_6"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2697  %matrix_4_V_load_6 = load i18* %matrix_4_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_6"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2705  %input_4_V_load_7 = load i18* %input_4_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_7"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2707  %matrix_4_V_load_7 = load i18* %matrix_4_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_7"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2714  %input_4_V_addr_8 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_4_V_addr_8"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2715  %input_4_V_load_8 = load i18* %input_4_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_8"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2717  %matrix_4_V_load_8 = load i18* %matrix_4_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_8"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2724  %input_4_V_addr_9 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_4_V_addr_9"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2725  %input_4_V_load_9 = load i18* %input_4_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_9"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3197  %matrix_5_V_load_5 = load i18* %matrix_5_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_5"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3205  %input_5_V_load_6 = load i18* %input_5_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_6"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3207  %matrix_5_V_load_6 = load i18* %matrix_5_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_6"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3215  %input_5_V_load_7 = load i18* %input_5_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_7"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3217  %matrix_5_V_load_7 = load i18* %matrix_5_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_7"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3224  %input_5_V_addr_8 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_5_V_addr_8"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3225  %input_5_V_load_8 = load i18* %input_5_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_8"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3227  %matrix_5_V_load_8 = load i18* %matrix_5_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_8"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3234  %input_5_V_addr_9 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_5_V_addr_9"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3235  %input_5_V_load_9 = load i18* %input_5_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_9"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3707  %matrix_6_V_load_5 = load i18* %matrix_6_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_5"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3715  %input_6_V_load_6 = load i18* %input_6_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_6"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3717  %matrix_6_V_load_6 = load i18* %matrix_6_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_6"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3725  %input_6_V_load_7 = load i18* %input_6_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_7"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3727  %matrix_6_V_load_7 = load i18* %matrix_6_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_7"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3734  %input_6_V_addr_8 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_6_V_addr_8"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3735  %input_6_V_load_8 = load i18* %input_6_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_8"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3737  %matrix_6_V_load_8 = load i18* %matrix_6_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_8"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3744  %input_6_V_addr_9 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_6_V_addr_9"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3745  %input_6_V_load_9 = load i18* %input_6_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_9"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4225  %input_7_V_load_6 = load i18* %input_7_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_6"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4227  %matrix_7_V_load_6 = load i18* %matrix_7_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_6"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4235  %input_7_V_load_7 = load i18* %input_7_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_7"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4237  %matrix_7_V_load_7 = load i18* %matrix_7_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_7"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4244  %input_7_V_addr_8 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_7_V_addr_8"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4245  %input_7_V_load_8 = load i18* %input_7_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_8"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4247  %matrix_7_V_load_8 = load i18* %matrix_7_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_8"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4254  %input_7_V_addr_9 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_7_V_addr_9"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4255  %input_7_V_load_9 = load i18* %input_7_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_9"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4257  %matrix_7_V_load_9 = load i18* %matrix_7_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:33  %tmp_71_cast = zext i11 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:34  %matrix_0_V_addr_9 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_9"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:36  %tmp_72_cast = zext i11 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:37  %matrix_0_V_addr_10 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_10"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:38  %tmp_65 = add i11 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:41  %tmp_66 = add i11 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:167  %matrix_1_V_addr_9 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_9"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:168  %matrix_1_V_addr_10 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_10"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:218  %matrix_2_V_addr_9 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_9"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:219  %matrix_2_V_addr_10 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_10"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:269  %matrix_3_V_addr_9 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_9"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:270  %matrix_3_V_addr_10 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_10"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:320  %matrix_4_V_addr_9 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_9"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:321  %matrix_4_V_addr_10 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_10"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:371  %matrix_5_V_addr_9 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_9"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:372  %matrix_5_V_addr_10 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_10"/></StgValue>
</operation>

<operation id="789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:422  %matrix_6_V_addr_9 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_9"/></StgValue>
</operation>

<operation id="790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:423  %matrix_6_V_addr_10 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_10"/></StgValue>
</operation>

<operation id="791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:494  %tmp_123_cast = zext i11 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:495  %matrix_7_V_addr_10 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_10"/></StgValue>
</operation>

<operation id="793" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:497  %tmp_124_cast = zext i11 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:498  %matrix_7_V_addr_11 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_11"/></StgValue>
</operation>

<operation id="795" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:499  %tmp_116 = add i11 %phi_mul2, 12

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="796" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:502  %tmp_117 = add i11 %phi_mul2, 13

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
._crit_edge.0:609  %tmp_50_1 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %tmp_148, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="37" op_0_bw="36">
<![CDATA[
._crit_edge.0:610  %tmp_50_1_cast = sext i36 %tmp_50_1 to i37

]]></Node>
<StgValue><ssdm name="tmp_50_1_cast"/></StgValue>
</operation>

<operation id="799" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="37" op_0_bw="36">
<![CDATA[
._crit_edge.0:611  %tmp_51_1_cast = sext i36 %p_Val2_16_1 to i37

]]></Node>
<StgValue><ssdm name="tmp_51_1_cast"/></StgValue>
</operation>

<operation id="800" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
._crit_edge.0:612  %p_Val2_17_1 = add i37 %tmp_51_1_cast, %tmp_50_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_1"/></StgValue>
</operation>

<operation id="801" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:613  %tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i37.i32.i32(i37 %p_Val2_17_1, i32 20, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="37" op_0_bw="37" op_1_bw="17" op_2_bw="20">
<![CDATA[
._crit_edge.0:620  %tmp_149 = call i37 @_ssdm_op_BitConcatenate.i37.i17.i20(i17 %tmp_2, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="38" op_0_bw="37">
<![CDATA[
._crit_edge.0:621  %tmp_50_2 = sext i37 %tmp_149 to i38

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:622  %tmp_51_2_cast = sext i36 %p_Val2_16_2 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_2_cast"/></StgValue>
</operation>

<operation id="805" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:623  %p_Val2_17_2 = add i38 %tmp_50_2, %tmp_51_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_2"/></StgValue>
</operation>

<operation id="806" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:629  %p_Val2_16_3 = mul nsw i36 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_3"/></StgValue>
</operation>

<operation id="807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:630  %tmp_150 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_2, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="808" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:639  %p_Val2_16_4 = mul nsw i36 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_4"/></StgValue>
</operation>

<operation id="809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:646  %OP1_V_5 = sext i18 %input_0_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:648  %OP2_V_5 = sext i18 %matrix_0_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="811" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:649  %p_Val2_16_5 = mul nsw i36 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_5"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:656  %OP1_V_6 = sext i18 %input_0_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:658  %OP2_V_6 = sext i18 %matrix_0_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="814" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:659  %p_Val2_16_6 = mul nsw i36 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_6"/></StgValue>
</operation>

<operation id="815" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:667  %matrix_0_V_load_7 = load i18* %matrix_0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_7"/></StgValue>
</operation>

<operation id="816" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:675  %input_0_V_load_8 = load i18* %input_0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="817" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:677  %matrix_0_V_load_8 = load i18* %matrix_0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_8"/></StgValue>
</operation>

<operation id="818" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:685  %input_0_V_load_9 = load i18* %input_0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:687  %matrix_0_V_load_9 = load i18* %matrix_0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_9"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:694  %input_0_V_addr_10 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_0_V_addr_10"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:695  %input_0_V_load_10 = load i18* %input_0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:697  %matrix_0_V_load_10 = load i18* %matrix_0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_10"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:704  %input_0_V_addr_11 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_0_V_addr_11"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:705  %input_0_V_load_11 = load i18* %input_0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1139  %p_Val2_16_53 = mul nsw i36 %OP1_V_53, %OP2_V_53

]]></Node>
<StgValue><ssdm name="p_Val2_16_53"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1149  %p_Val2_16_54 = mul nsw i36 %OP1_V_54, %OP2_V_54

]]></Node>
<StgValue><ssdm name="p_Val2_16_54"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1156  %OP1_V_55 = sext i18 %input_1_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_55"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1158  %OP2_V_55 = sext i18 %matrix_1_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_55"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1159  %p_Val2_16_55 = mul nsw i36 %OP1_V_55, %OP2_V_55

]]></Node>
<StgValue><ssdm name="p_Val2_16_55"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1166  %OP1_V_56 = sext i18 %input_1_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_56"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1168  %OP2_V_56 = sext i18 %matrix_1_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_56"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1169  %p_Val2_16_56 = mul nsw i36 %OP1_V_56, %OP2_V_56

]]></Node>
<StgValue><ssdm name="p_Val2_16_56"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1177  %matrix_1_V_load_7 = load i18* %matrix_1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_7"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1185  %input_1_V_load_8 = load i18* %input_1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1187  %matrix_1_V_load_8 = load i18* %matrix_1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_8"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1195  %input_1_V_load_9 = load i18* %input_1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_9"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1197  %matrix_1_V_load_9 = load i18* %matrix_1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_9"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1204  %input_1_V_addr_10 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_1_V_addr_10"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1205  %input_1_V_load_10 = load i18* %input_1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_10"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1207  %matrix_1_V_load_10 = load i18* %matrix_1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_10"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1214  %input_1_V_addr_11 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_1_V_addr_11"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1215  %input_1_V_load_11 = load i18* %input_1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_11"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1649  %p_Val2_16_104 = mul nsw i36 %OP1_V_104, %OP2_V_104

]]></Node>
<StgValue><ssdm name="p_Val2_16_104"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1659  %p_Val2_16_105 = mul nsw i36 %OP1_V_105, %OP2_V_105

]]></Node>
<StgValue><ssdm name="p_Val2_16_105"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1666  %OP1_V_106 = sext i18 %input_2_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_106"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1668  %OP2_V_106 = sext i18 %matrix_2_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_106"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1669  %p_Val2_16_106 = mul nsw i36 %OP1_V_106, %OP2_V_106

]]></Node>
<StgValue><ssdm name="p_Val2_16_106"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1676  %OP1_V_107 = sext i18 %input_2_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_107"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1678  %OP2_V_107 = sext i18 %matrix_2_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_107"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1679  %p_Val2_16_107 = mul nsw i36 %OP1_V_107, %OP2_V_107

]]></Node>
<StgValue><ssdm name="p_Val2_16_107"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1687  %matrix_2_V_load_7 = load i18* %matrix_2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_7"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1695  %input_2_V_load_8 = load i18* %input_2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1697  %matrix_2_V_load_8 = load i18* %matrix_2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_8"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1705  %input_2_V_load_9 = load i18* %input_2_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_9"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1707  %matrix_2_V_load_9 = load i18* %matrix_2_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_9"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1714  %input_2_V_addr_10 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_2_V_addr_10"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1715  %input_2_V_load_10 = load i18* %input_2_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_10"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1717  %matrix_2_V_load_10 = load i18* %matrix_2_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_10"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1724  %input_2_V_addr_11 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_2_V_addr_11"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1725  %input_2_V_load_11 = load i18* %input_2_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_11"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2159  %p_Val2_16_155 = mul nsw i36 %OP1_V_155, %OP2_V_155

]]></Node>
<StgValue><ssdm name="p_Val2_16_155"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2169  %p_Val2_16_156 = mul nsw i36 %OP1_V_156, %OP2_V_156

]]></Node>
<StgValue><ssdm name="p_Val2_16_156"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2176  %OP1_V_157 = sext i18 %input_3_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_157"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2178  %OP2_V_157 = sext i18 %matrix_3_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_157"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2179  %p_Val2_16_157 = mul nsw i36 %OP1_V_157, %OP2_V_157

]]></Node>
<StgValue><ssdm name="p_Val2_16_157"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2186  %OP1_V_158 = sext i18 %input_3_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_158"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2188  %OP2_V_158 = sext i18 %matrix_3_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_158"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2189  %p_Val2_16_158 = mul nsw i36 %OP1_V_158, %OP2_V_158

]]></Node>
<StgValue><ssdm name="p_Val2_16_158"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2197  %matrix_3_V_load_7 = load i18* %matrix_3_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_7"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2205  %input_3_V_load_8 = load i18* %input_3_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2207  %matrix_3_V_load_8 = load i18* %matrix_3_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_8"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2215  %input_3_V_load_9 = load i18* %input_3_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_9"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2217  %matrix_3_V_load_9 = load i18* %matrix_3_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_9"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2224  %input_3_V_addr_10 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_3_V_addr_10"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2225  %input_3_V_load_10 = load i18* %input_3_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_10"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2227  %matrix_3_V_load_10 = load i18* %matrix_3_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_10"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2234  %input_3_V_addr_11 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_3_V_addr_11"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2235  %input_3_V_load_11 = load i18* %input_3_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_11"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2707  %matrix_4_V_load_7 = load i18* %matrix_4_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_7"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2715  %input_4_V_load_8 = load i18* %input_4_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_8"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2717  %matrix_4_V_load_8 = load i18* %matrix_4_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_8"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2725  %input_4_V_load_9 = load i18* %input_4_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_9"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2727  %matrix_4_V_load_9 = load i18* %matrix_4_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_9"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2734  %input_4_V_addr_10 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_4_V_addr_10"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2735  %input_4_V_load_10 = load i18* %input_4_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_10"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2737  %matrix_4_V_load_10 = load i18* %matrix_4_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_10"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2744  %input_4_V_addr_11 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_4_V_addr_11"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2745  %input_4_V_load_11 = load i18* %input_4_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_11"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3217  %matrix_5_V_load_7 = load i18* %matrix_5_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_7"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3225  %input_5_V_load_8 = load i18* %input_5_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_8"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3227  %matrix_5_V_load_8 = load i18* %matrix_5_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_8"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3235  %input_5_V_load_9 = load i18* %input_5_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_9"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3237  %matrix_5_V_load_9 = load i18* %matrix_5_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_9"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3244  %input_5_V_addr_10 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_5_V_addr_10"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3245  %input_5_V_load_10 = load i18* %input_5_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_10"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3247  %matrix_5_V_load_10 = load i18* %matrix_5_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_10"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3254  %input_5_V_addr_11 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_5_V_addr_11"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3255  %input_5_V_load_11 = load i18* %input_5_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_11"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3727  %matrix_6_V_load_7 = load i18* %matrix_6_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_7"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3735  %input_6_V_load_8 = load i18* %input_6_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_8"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3737  %matrix_6_V_load_8 = load i18* %matrix_6_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_8"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3745  %input_6_V_load_9 = load i18* %input_6_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_9"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3747  %matrix_6_V_load_9 = load i18* %matrix_6_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_9"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3754  %input_6_V_addr_10 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_6_V_addr_10"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3755  %input_6_V_load_10 = load i18* %input_6_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_10"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3757  %matrix_6_V_load_10 = load i18* %matrix_6_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_10"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3764  %input_6_V_addr_11 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_6_V_addr_11"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3765  %input_6_V_load_11 = load i18* %input_6_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_11"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4245  %input_7_V_load_8 = load i18* %input_7_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_8"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4247  %matrix_7_V_load_8 = load i18* %matrix_7_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_8"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4255  %input_7_V_load_9 = load i18* %input_7_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_9"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4257  %matrix_7_V_load_9 = load i18* %matrix_7_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_9"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4264  %input_7_V_addr_10 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_7_V_addr_10"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4265  %input_7_V_load_10 = load i18* %input_7_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_10"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4267  %matrix_7_V_load_10 = load i18* %matrix_7_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_10"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4274  %input_7_V_addr_11 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_7_V_addr_11"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4275  %input_7_V_load_11 = load i18* %input_7_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_11"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4277  %matrix_7_V_load_11 = load i18* %matrix_7_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:39  %tmp_73_cast = zext i11 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:40  %matrix_0_V_addr_11 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_11"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:42  %tmp_74_cast = zext i11 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:43  %matrix_0_V_addr_12 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_12"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:44  %tmp_67 = add i11 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:47  %tmp_68 = add i11 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:169  %matrix_1_V_addr_11 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_11"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:170  %matrix_1_V_addr_12 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_12"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:220  %matrix_2_V_addr_11 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_11"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:221  %matrix_2_V_addr_12 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_12"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:271  %matrix_3_V_addr_11 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_11"/></StgValue>
</operation>

<operation id="930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:272  %matrix_3_V_addr_12 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_12"/></StgValue>
</operation>

<operation id="931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:322  %matrix_4_V_addr_11 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_11"/></StgValue>
</operation>

<operation id="932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:323  %matrix_4_V_addr_12 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_12"/></StgValue>
</operation>

<operation id="933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:373  %matrix_5_V_addr_11 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_11"/></StgValue>
</operation>

<operation id="934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:374  %matrix_5_V_addr_12 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_12"/></StgValue>
</operation>

<operation id="935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:424  %matrix_6_V_addr_11 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_11"/></StgValue>
</operation>

<operation id="936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:425  %matrix_6_V_addr_12 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_12"/></StgValue>
</operation>

<operation id="937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:500  %tmp_125_cast = zext i11 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:501  %matrix_7_V_addr_12 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_12"/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:503  %tmp_126_cast = zext i11 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:504  %matrix_7_V_addr_13 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_13"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:505  %tmp_118 = add i11 %phi_mul2, 14

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:508  %tmp_119 = add i11 %phi_mul2, 15

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:631  %tmp_50_3 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_150, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:632  %tmp_51_3_cast = sext i36 %p_Val2_16_3 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_3_cast"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:633  %p_Val2_17_3 = add i38 %tmp_50_3, %tmp_51_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_3"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:640  %tmp_151 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_3, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:641  %tmp_50_4 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_151, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:642  %tmp_51_4_cast = sext i36 %p_Val2_16_4 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_4_cast"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:643  %p_Val2_17_4 = add i38 %tmp_50_4, %tmp_51_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_4"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:649  %p_Val2_16_5 = mul nsw i36 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_5"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:650  %tmp_152 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_4, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:659  %p_Val2_16_6 = mul nsw i36 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_6"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:666  %OP1_V_7 = sext i18 %input_0_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:668  %OP2_V_7 = sext i18 %matrix_0_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:669  %p_Val2_16_7 = mul nsw i36 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_16_7"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:676  %OP1_V_8 = sext i18 %input_0_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:678  %OP2_V_8 = sext i18 %matrix_0_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:679  %p_Val2_16_8 = mul nsw i36 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_16_8"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:687  %matrix_0_V_load_9 = load i18* %matrix_0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_9"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:695  %input_0_V_load_10 = load i18* %input_0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:697  %matrix_0_V_load_10 = load i18* %matrix_0_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_10"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:705  %input_0_V_load_11 = load i18* %input_0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:707  %matrix_0_V_load_11 = load i18* %matrix_0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_11"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:714  %input_0_V_addr_12 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_0_V_addr_12"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:715  %input_0_V_load_12 = load i18* %input_0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:717  %matrix_0_V_load_12 = load i18* %matrix_0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_12"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:724  %input_0_V_addr_13 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_0_V_addr_13"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:725  %input_0_V_load_13 = load i18* %input_0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1159  %p_Val2_16_55 = mul nsw i36 %OP1_V_55, %OP2_V_55

]]></Node>
<StgValue><ssdm name="p_Val2_16_55"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1169  %p_Val2_16_56 = mul nsw i36 %OP1_V_56, %OP2_V_56

]]></Node>
<StgValue><ssdm name="p_Val2_16_56"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1176  %OP1_V_57 = sext i18 %input_1_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_57"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1178  %OP2_V_57 = sext i18 %matrix_1_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_57"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1179  %p_Val2_16_57 = mul nsw i36 %OP1_V_57, %OP2_V_57

]]></Node>
<StgValue><ssdm name="p_Val2_16_57"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1186  %OP1_V_58 = sext i18 %input_1_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_58"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1188  %OP2_V_58 = sext i18 %matrix_1_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_58"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1189  %p_Val2_16_58 = mul nsw i36 %OP1_V_58, %OP2_V_58

]]></Node>
<StgValue><ssdm name="p_Val2_16_58"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1197  %matrix_1_V_load_9 = load i18* %matrix_1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_9"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1205  %input_1_V_load_10 = load i18* %input_1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_10"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1207  %matrix_1_V_load_10 = load i18* %matrix_1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_10"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1215  %input_1_V_load_11 = load i18* %input_1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_11"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1217  %matrix_1_V_load_11 = load i18* %matrix_1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_11"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1224  %input_1_V_addr_12 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_1_V_addr_12"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1225  %input_1_V_load_12 = load i18* %input_1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_12"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1227  %matrix_1_V_load_12 = load i18* %matrix_1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_12"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1234  %input_1_V_addr_13 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_1_V_addr_13"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1235  %input_1_V_load_13 = load i18* %input_1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_13"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1669  %p_Val2_16_106 = mul nsw i36 %OP1_V_106, %OP2_V_106

]]></Node>
<StgValue><ssdm name="p_Val2_16_106"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1679  %p_Val2_16_107 = mul nsw i36 %OP1_V_107, %OP2_V_107

]]></Node>
<StgValue><ssdm name="p_Val2_16_107"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1686  %OP1_V_108 = sext i18 %input_2_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_108"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1688  %OP2_V_108 = sext i18 %matrix_2_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_108"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1689  %p_Val2_16_108 = mul nsw i36 %OP1_V_108, %OP2_V_108

]]></Node>
<StgValue><ssdm name="p_Val2_16_108"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1696  %OP1_V_109 = sext i18 %input_2_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_109"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1698  %OP2_V_109 = sext i18 %matrix_2_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_109"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1699  %p_Val2_16_109 = mul nsw i36 %OP1_V_109, %OP2_V_109

]]></Node>
<StgValue><ssdm name="p_Val2_16_109"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1707  %matrix_2_V_load_9 = load i18* %matrix_2_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_9"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1715  %input_2_V_load_10 = load i18* %input_2_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_10"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1717  %matrix_2_V_load_10 = load i18* %matrix_2_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_10"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1725  %input_2_V_load_11 = load i18* %input_2_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_11"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1727  %matrix_2_V_load_11 = load i18* %matrix_2_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_11"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1734  %input_2_V_addr_12 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_2_V_addr_12"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1735  %input_2_V_load_12 = load i18* %input_2_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_12"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1737  %matrix_2_V_load_12 = load i18* %matrix_2_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_12"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1744  %input_2_V_addr_13 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_2_V_addr_13"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1745  %input_2_V_load_13 = load i18* %input_2_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_13"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2179  %p_Val2_16_157 = mul nsw i36 %OP1_V_157, %OP2_V_157

]]></Node>
<StgValue><ssdm name="p_Val2_16_157"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2189  %p_Val2_16_158 = mul nsw i36 %OP1_V_158, %OP2_V_158

]]></Node>
<StgValue><ssdm name="p_Val2_16_158"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2196  %OP1_V_159 = sext i18 %input_3_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_159"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2198  %OP2_V_159 = sext i18 %matrix_3_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_159"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2199  %p_Val2_16_159 = mul nsw i36 %OP1_V_159, %OP2_V_159

]]></Node>
<StgValue><ssdm name="p_Val2_16_159"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2206  %OP1_V_160 = sext i18 %input_3_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_160"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2208  %OP2_V_160 = sext i18 %matrix_3_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_160"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2209  %p_Val2_16_160 = mul nsw i36 %OP1_V_160, %OP2_V_160

]]></Node>
<StgValue><ssdm name="p_Val2_16_160"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2217  %matrix_3_V_load_9 = load i18* %matrix_3_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_9"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2225  %input_3_V_load_10 = load i18* %input_3_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_10"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2227  %matrix_3_V_load_10 = load i18* %matrix_3_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_10"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2235  %input_3_V_load_11 = load i18* %input_3_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_11"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2237  %matrix_3_V_load_11 = load i18* %matrix_3_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_11"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2244  %input_3_V_addr_12 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_3_V_addr_12"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2245  %input_3_V_load_12 = load i18* %input_3_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_12"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2247  %matrix_3_V_load_12 = load i18* %matrix_3_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_12"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2254  %input_3_V_addr_13 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_3_V_addr_13"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2255  %input_3_V_load_13 = load i18* %input_3_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_13"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2727  %matrix_4_V_load_9 = load i18* %matrix_4_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_9"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2735  %input_4_V_load_10 = load i18* %input_4_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_10"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2737  %matrix_4_V_load_10 = load i18* %matrix_4_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_10"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2745  %input_4_V_load_11 = load i18* %input_4_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_11"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2747  %matrix_4_V_load_11 = load i18* %matrix_4_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_11"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2754  %input_4_V_addr_12 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_4_V_addr_12"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2755  %input_4_V_load_12 = load i18* %input_4_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_12"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2757  %matrix_4_V_load_12 = load i18* %matrix_4_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_12"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2764  %input_4_V_addr_13 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_4_V_addr_13"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2765  %input_4_V_load_13 = load i18* %input_4_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_13"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3237  %matrix_5_V_load_9 = load i18* %matrix_5_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_9"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3245  %input_5_V_load_10 = load i18* %input_5_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_10"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3247  %matrix_5_V_load_10 = load i18* %matrix_5_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_10"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3255  %input_5_V_load_11 = load i18* %input_5_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_11"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3257  %matrix_5_V_load_11 = load i18* %matrix_5_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_11"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3264  %input_5_V_addr_12 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_5_V_addr_12"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3265  %input_5_V_load_12 = load i18* %input_5_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_12"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3267  %matrix_5_V_load_12 = load i18* %matrix_5_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_12"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3274  %input_5_V_addr_13 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_5_V_addr_13"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3275  %input_5_V_load_13 = load i18* %input_5_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_13"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3747  %matrix_6_V_load_9 = load i18* %matrix_6_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_9"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3755  %input_6_V_load_10 = load i18* %input_6_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_10"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3757  %matrix_6_V_load_10 = load i18* %matrix_6_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_10"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3765  %input_6_V_load_11 = load i18* %input_6_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_11"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3767  %matrix_6_V_load_11 = load i18* %matrix_6_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_11"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3774  %input_6_V_addr_12 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_6_V_addr_12"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3775  %input_6_V_load_12 = load i18* %input_6_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_12"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3777  %matrix_6_V_load_12 = load i18* %matrix_6_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_12"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3784  %input_6_V_addr_13 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_6_V_addr_13"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3785  %input_6_V_load_13 = load i18* %input_6_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_13"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4265  %input_7_V_load_10 = load i18* %input_7_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_10"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4267  %matrix_7_V_load_10 = load i18* %matrix_7_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_10"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4275  %input_7_V_load_11 = load i18* %input_7_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_11"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4277  %matrix_7_V_load_11 = load i18* %matrix_7_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_11"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4284  %input_7_V_addr_12 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_7_V_addr_12"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4285  %input_7_V_load_12 = load i18* %input_7_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_12"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4287  %matrix_7_V_load_12 = load i18* %matrix_7_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_12"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4294  %input_7_V_addr_13 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_7_V_addr_13"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4295  %input_7_V_load_13 = load i18* %input_7_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_13"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4297  %matrix_7_V_load_13 = load i18* %matrix_7_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1063" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:45  %tmp_75_cast = zext i11 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:46  %matrix_0_V_addr_13 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_13"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:48  %tmp_76_cast = zext i11 %tmp_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:49  %matrix_0_V_addr_14 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_14"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:50  %tmp_69 = add i11 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:53  %tmp_70 = add i11 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:171  %matrix_1_V_addr_13 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_13"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:172  %matrix_1_V_addr_14 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_14"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:222  %matrix_2_V_addr_13 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_13"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:223  %matrix_2_V_addr_14 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_14"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:273  %matrix_3_V_addr_13 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_13"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:274  %matrix_3_V_addr_14 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_14"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:324  %matrix_4_V_addr_13 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_13"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:325  %matrix_4_V_addr_14 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_14"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:375  %matrix_5_V_addr_13 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_13"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:376  %matrix_5_V_addr_14 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_14"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:426  %matrix_6_V_addr_13 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_13"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:427  %matrix_6_V_addr_14 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_14"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:506  %tmp_127_cast = zext i11 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:507  %matrix_7_V_addr_14 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_14"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:509  %tmp_128_cast = zext i11 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:510  %matrix_7_V_addr_15 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_15"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:511  %tmp_120 = add i11 %phi_mul2, 16

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:514  %tmp_121 = add i11 %phi_mul2, 17

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:651  %tmp_50_5 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_152, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:652  %tmp_51_5_cast = sext i36 %p_Val2_16_5 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_5_cast"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:653  %p_Val2_17_5 = add i38 %tmp_50_5, %tmp_51_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_5"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:660  %tmp_153 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_5, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:661  %tmp_50_6 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_153, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:662  %tmp_51_6_cast = sext i36 %p_Val2_16_6 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_6_cast"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:663  %p_Val2_17_6 = add i38 %tmp_50_6, %tmp_51_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_6"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:669  %p_Val2_16_7 = mul nsw i36 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_16_7"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:670  %tmp_154 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_6, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:679  %p_Val2_16_8 = mul nsw i36 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_16_8"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:686  %OP1_V_9 = sext i18 %input_0_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:688  %OP2_V_9 = sext i18 %matrix_0_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:689  %p_Val2_16_9 = mul nsw i36 %OP1_V_9, %OP2_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_16_9"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:696  %OP1_V_10 = sext i18 %input_0_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:698  %OP2_V_10 = sext i18 %matrix_0_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:699  %p_Val2_16_s = mul nsw i36 %OP1_V_10, %OP2_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_16_s"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:707  %matrix_0_V_load_11 = load i18* %matrix_0_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_11"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:715  %input_0_V_load_12 = load i18* %input_0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:717  %matrix_0_V_load_12 = load i18* %matrix_0_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_12"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:725  %input_0_V_load_13 = load i18* %input_0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:727  %matrix_0_V_load_13 = load i18* %matrix_0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_13"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:734  %input_0_V_addr_14 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_0_V_addr_14"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:735  %input_0_V_load_14 = load i18* %input_0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:737  %matrix_0_V_load_14 = load i18* %matrix_0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_14"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:744  %input_0_V_addr_15 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_0_V_addr_15"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:745  %input_0_V_load_15 = load i18* %input_0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1179  %p_Val2_16_57 = mul nsw i36 %OP1_V_57, %OP2_V_57

]]></Node>
<StgValue><ssdm name="p_Val2_16_57"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1189  %p_Val2_16_58 = mul nsw i36 %OP1_V_58, %OP2_V_58

]]></Node>
<StgValue><ssdm name="p_Val2_16_58"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1196  %OP1_V_59 = sext i18 %input_1_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_59"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1198  %OP2_V_59 = sext i18 %matrix_1_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_59"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1199  %p_Val2_16_59 = mul nsw i36 %OP1_V_59, %OP2_V_59

]]></Node>
<StgValue><ssdm name="p_Val2_16_59"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1206  %OP1_V_60 = sext i18 %input_1_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_60"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1208  %OP2_V_60 = sext i18 %matrix_1_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_60"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1209  %p_Val2_16_60 = mul nsw i36 %OP1_V_60, %OP2_V_60

]]></Node>
<StgValue><ssdm name="p_Val2_16_60"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1217  %matrix_1_V_load_11 = load i18* %matrix_1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_11"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1225  %input_1_V_load_12 = load i18* %input_1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_12"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1227  %matrix_1_V_load_12 = load i18* %matrix_1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_12"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1235  %input_1_V_load_13 = load i18* %input_1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_13"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1237  %matrix_1_V_load_13 = load i18* %matrix_1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_13"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1244  %input_1_V_addr_14 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_1_V_addr_14"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1245  %input_1_V_load_14 = load i18* %input_1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_14"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1247  %matrix_1_V_load_14 = load i18* %matrix_1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_14"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1254  %input_1_V_addr_15 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_1_V_addr_15"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1255  %input_1_V_load_15 = load i18* %input_1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_15"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1689  %p_Val2_16_108 = mul nsw i36 %OP1_V_108, %OP2_V_108

]]></Node>
<StgValue><ssdm name="p_Val2_16_108"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1699  %p_Val2_16_109 = mul nsw i36 %OP1_V_109, %OP2_V_109

]]></Node>
<StgValue><ssdm name="p_Val2_16_109"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1706  %OP1_V_110 = sext i18 %input_2_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_110"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1708  %OP2_V_110 = sext i18 %matrix_2_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_110"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1709  %p_Val2_16_110 = mul nsw i36 %OP1_V_110, %OP2_V_110

]]></Node>
<StgValue><ssdm name="p_Val2_16_110"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1716  %OP1_V_111 = sext i18 %input_2_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_111"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1718  %OP2_V_111 = sext i18 %matrix_2_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_111"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1719  %p_Val2_16_111 = mul nsw i36 %OP1_V_111, %OP2_V_111

]]></Node>
<StgValue><ssdm name="p_Val2_16_111"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1727  %matrix_2_V_load_11 = load i18* %matrix_2_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_11"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1735  %input_2_V_load_12 = load i18* %input_2_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_12"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1737  %matrix_2_V_load_12 = load i18* %matrix_2_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_12"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1745  %input_2_V_load_13 = load i18* %input_2_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_13"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1747  %matrix_2_V_load_13 = load i18* %matrix_2_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_13"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1754  %input_2_V_addr_14 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_2_V_addr_14"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1755  %input_2_V_load_14 = load i18* %input_2_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_14"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1757  %matrix_2_V_load_14 = load i18* %matrix_2_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_14"/></StgValue>
</operation>

<operation id="1147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1764  %input_2_V_addr_15 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_2_V_addr_15"/></StgValue>
</operation>

<operation id="1148" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1765  %input_2_V_load_15 = load i18* %input_2_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_15"/></StgValue>
</operation>

<operation id="1149" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2199  %p_Val2_16_159 = mul nsw i36 %OP1_V_159, %OP2_V_159

]]></Node>
<StgValue><ssdm name="p_Val2_16_159"/></StgValue>
</operation>

<operation id="1150" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2209  %p_Val2_16_160 = mul nsw i36 %OP1_V_160, %OP2_V_160

]]></Node>
<StgValue><ssdm name="p_Val2_16_160"/></StgValue>
</operation>

<operation id="1151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2216  %OP1_V_161 = sext i18 %input_3_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_161"/></StgValue>
</operation>

<operation id="1152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2218  %OP2_V_161 = sext i18 %matrix_3_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_161"/></StgValue>
</operation>

<operation id="1153" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2219  %p_Val2_16_161 = mul nsw i36 %OP1_V_161, %OP2_V_161

]]></Node>
<StgValue><ssdm name="p_Val2_16_161"/></StgValue>
</operation>

<operation id="1154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2226  %OP1_V_162 = sext i18 %input_3_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_162"/></StgValue>
</operation>

<operation id="1155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2228  %OP2_V_162 = sext i18 %matrix_3_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_162"/></StgValue>
</operation>

<operation id="1156" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2229  %p_Val2_16_162 = mul nsw i36 %OP1_V_162, %OP2_V_162

]]></Node>
<StgValue><ssdm name="p_Val2_16_162"/></StgValue>
</operation>

<operation id="1157" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2237  %matrix_3_V_load_11 = load i18* %matrix_3_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_11"/></StgValue>
</operation>

<operation id="1158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2245  %input_3_V_load_12 = load i18* %input_3_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_12"/></StgValue>
</operation>

<operation id="1159" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2247  %matrix_3_V_load_12 = load i18* %matrix_3_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_12"/></StgValue>
</operation>

<operation id="1160" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2255  %input_3_V_load_13 = load i18* %input_3_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_13"/></StgValue>
</operation>

<operation id="1161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2257  %matrix_3_V_load_13 = load i18* %matrix_3_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_13"/></StgValue>
</operation>

<operation id="1162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2264  %input_3_V_addr_14 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_3_V_addr_14"/></StgValue>
</operation>

<operation id="1163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2265  %input_3_V_load_14 = load i18* %input_3_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_14"/></StgValue>
</operation>

<operation id="1164" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2267  %matrix_3_V_load_14 = load i18* %matrix_3_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_14"/></StgValue>
</operation>

<operation id="1165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2274  %input_3_V_addr_15 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_3_V_addr_15"/></StgValue>
</operation>

<operation id="1166" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2275  %input_3_V_load_15 = load i18* %input_3_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_15"/></StgValue>
</operation>

<operation id="1167" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2747  %matrix_4_V_load_11 = load i18* %matrix_4_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_11"/></StgValue>
</operation>

<operation id="1168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2755  %input_4_V_load_12 = load i18* %input_4_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_12"/></StgValue>
</operation>

<operation id="1169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2757  %matrix_4_V_load_12 = load i18* %matrix_4_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_12"/></StgValue>
</operation>

<operation id="1170" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2765  %input_4_V_load_13 = load i18* %input_4_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_13"/></StgValue>
</operation>

<operation id="1171" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2767  %matrix_4_V_load_13 = load i18* %matrix_4_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_13"/></StgValue>
</operation>

<operation id="1172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2774  %input_4_V_addr_14 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_4_V_addr_14"/></StgValue>
</operation>

<operation id="1173" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2775  %input_4_V_load_14 = load i18* %input_4_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_14"/></StgValue>
</operation>

<operation id="1174" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2777  %matrix_4_V_load_14 = load i18* %matrix_4_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_14"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2784  %input_4_V_addr_15 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_4_V_addr_15"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2785  %input_4_V_load_15 = load i18* %input_4_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_15"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3257  %matrix_5_V_load_11 = load i18* %matrix_5_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_11"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3265  %input_5_V_load_12 = load i18* %input_5_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_12"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3267  %matrix_5_V_load_12 = load i18* %matrix_5_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_12"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3275  %input_5_V_load_13 = load i18* %input_5_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_13"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3277  %matrix_5_V_load_13 = load i18* %matrix_5_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_13"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3284  %input_5_V_addr_14 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_5_V_addr_14"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3285  %input_5_V_load_14 = load i18* %input_5_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_14"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3287  %matrix_5_V_load_14 = load i18* %matrix_5_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_14"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3294  %input_5_V_addr_15 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_5_V_addr_15"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3295  %input_5_V_load_15 = load i18* %input_5_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_15"/></StgValue>
</operation>

<operation id="1187" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3767  %matrix_6_V_load_11 = load i18* %matrix_6_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_11"/></StgValue>
</operation>

<operation id="1188" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3775  %input_6_V_load_12 = load i18* %input_6_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_12"/></StgValue>
</operation>

<operation id="1189" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3777  %matrix_6_V_load_12 = load i18* %matrix_6_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_12"/></StgValue>
</operation>

<operation id="1190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3785  %input_6_V_load_13 = load i18* %input_6_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_13"/></StgValue>
</operation>

<operation id="1191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3787  %matrix_6_V_load_13 = load i18* %matrix_6_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_13"/></StgValue>
</operation>

<operation id="1192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3794  %input_6_V_addr_14 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_6_V_addr_14"/></StgValue>
</operation>

<operation id="1193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3795  %input_6_V_load_14 = load i18* %input_6_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_14"/></StgValue>
</operation>

<operation id="1194" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3797  %matrix_6_V_load_14 = load i18* %matrix_6_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_14"/></StgValue>
</operation>

<operation id="1195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3804  %input_6_V_addr_15 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_6_V_addr_15"/></StgValue>
</operation>

<operation id="1196" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3805  %input_6_V_load_15 = load i18* %input_6_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_15"/></StgValue>
</operation>

<operation id="1197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4285  %input_7_V_load_12 = load i18* %input_7_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_12"/></StgValue>
</operation>

<operation id="1198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4287  %matrix_7_V_load_12 = load i18* %matrix_7_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_12"/></StgValue>
</operation>

<operation id="1199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4295  %input_7_V_load_13 = load i18* %input_7_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_13"/></StgValue>
</operation>

<operation id="1200" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4297  %matrix_7_V_load_13 = load i18* %matrix_7_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_13"/></StgValue>
</operation>

<operation id="1201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4304  %input_7_V_addr_14 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_7_V_addr_14"/></StgValue>
</operation>

<operation id="1202" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4305  %input_7_V_load_14 = load i18* %input_7_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_14"/></StgValue>
</operation>

<operation id="1203" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4307  %matrix_7_V_load_14 = load i18* %matrix_7_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_14"/></StgValue>
</operation>

<operation id="1204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4314  %input_7_V_addr_15 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_7_V_addr_15"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4315  %input_7_V_load_15 = load i18* %input_7_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_15"/></StgValue>
</operation>

<operation id="1206" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4317  %matrix_7_V_load_15 = load i18* %matrix_7_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:51  %tmp_77_cast = zext i11 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:52  %matrix_0_V_addr_15 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_15"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:54  %tmp_78_cast = zext i11 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:55  %matrix_0_V_addr_16 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_16"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:56  %tmp_71 = add i11 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:59  %tmp_72 = add i11 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:173  %matrix_1_V_addr_15 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_15"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:174  %matrix_1_V_addr_16 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_16"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:224  %matrix_2_V_addr_15 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_15"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:225  %matrix_2_V_addr_16 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_16"/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:275  %matrix_3_V_addr_15 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_15"/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:276  %matrix_3_V_addr_16 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_16"/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:326  %matrix_4_V_addr_15 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_15"/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:327  %matrix_4_V_addr_16 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_16"/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:377  %matrix_5_V_addr_15 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_15"/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:378  %matrix_5_V_addr_16 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_16"/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:428  %matrix_6_V_addr_15 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_15"/></StgValue>
</operation>

<operation id="1224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:429  %matrix_6_V_addr_16 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_16"/></StgValue>
</operation>

<operation id="1225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:512  %tmp_129_cast = zext i11 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="1226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:513  %matrix_7_V_addr_16 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_16"/></StgValue>
</operation>

<operation id="1227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:515  %tmp_130_cast = zext i11 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="1228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:516  %matrix_7_V_addr_17 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_17"/></StgValue>
</operation>

<operation id="1229" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:517  %tmp_122 = add i11 %phi_mul2, 18

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1230" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:520  %tmp_123 = add i11 %phi_mul2, 19

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:671  %tmp_50_7 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_154, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:672  %tmp_51_7_cast = sext i36 %p_Val2_16_7 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_7_cast"/></StgValue>
</operation>

<operation id="1233" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:673  %p_Val2_17_7 = add i38 %tmp_50_7, %tmp_51_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_7"/></StgValue>
</operation>

<operation id="1234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:680  %tmp_155 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_7, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:681  %tmp_50_8 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_155, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:682  %tmp_51_8_cast = sext i36 %p_Val2_16_8 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_8_cast"/></StgValue>
</operation>

<operation id="1237" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:683  %p_Val2_17_8 = add i38 %tmp_50_8, %tmp_51_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_8"/></StgValue>
</operation>

<operation id="1238" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:689  %p_Val2_16_9 = mul nsw i36 %OP1_V_9, %OP2_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_16_9"/></StgValue>
</operation>

<operation id="1239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:690  %tmp_156 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_8, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1240" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:699  %p_Val2_16_s = mul nsw i36 %OP1_V_10, %OP2_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_16_s"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:706  %OP1_V_11 = sext i18 %input_0_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:708  %OP2_V_11 = sext i18 %matrix_0_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_11"/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:709  %p_Val2_16_10 = mul nsw i36 %OP1_V_11, %OP2_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_16_10"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:716  %OP1_V_12 = sext i18 %input_0_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:718  %OP2_V_12 = sext i18 %matrix_0_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_12"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:719  %p_Val2_16_11 = mul nsw i36 %OP1_V_12, %OP2_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_16_11"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:727  %matrix_0_V_load_13 = load i18* %matrix_0_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_13"/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:735  %input_0_V_load_14 = load i18* %input_0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:737  %matrix_0_V_load_14 = load i18* %matrix_0_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_14"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:745  %input_0_V_load_15 = load i18* %input_0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:747  %matrix_0_V_load_15 = load i18* %matrix_0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_15"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:754  %input_0_V_addr_16 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_0_V_addr_16"/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:755  %input_0_V_load_16 = load i18* %input_0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:757  %matrix_0_V_load_16 = load i18* %matrix_0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_16"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:764  %input_0_V_addr_17 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_0_V_addr_17"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:765  %input_0_V_load_17 = load i18* %input_0_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1199  %p_Val2_16_59 = mul nsw i36 %OP1_V_59, %OP2_V_59

]]></Node>
<StgValue><ssdm name="p_Val2_16_59"/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1209  %p_Val2_16_60 = mul nsw i36 %OP1_V_60, %OP2_V_60

]]></Node>
<StgValue><ssdm name="p_Val2_16_60"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1216  %OP1_V_61 = sext i18 %input_1_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_61"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1218  %OP2_V_61 = sext i18 %matrix_1_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_61"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1219  %p_Val2_16_61 = mul nsw i36 %OP1_V_61, %OP2_V_61

]]></Node>
<StgValue><ssdm name="p_Val2_16_61"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1226  %OP1_V_62 = sext i18 %input_1_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_62"/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1228  %OP2_V_62 = sext i18 %matrix_1_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_62"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1229  %p_Val2_16_62 = mul nsw i36 %OP1_V_62, %OP2_V_62

]]></Node>
<StgValue><ssdm name="p_Val2_16_62"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1237  %matrix_1_V_load_13 = load i18* %matrix_1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_13"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1245  %input_1_V_load_14 = load i18* %input_1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_14"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1247  %matrix_1_V_load_14 = load i18* %matrix_1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_14"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1255  %input_1_V_load_15 = load i18* %input_1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_15"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1257  %matrix_1_V_load_15 = load i18* %matrix_1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_15"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1264  %input_1_V_addr_16 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_1_V_addr_16"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1265  %input_1_V_load_16 = load i18* %input_1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_16"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1267  %matrix_1_V_load_16 = load i18* %matrix_1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_16"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1274  %input_1_V_addr_17 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_1_V_addr_17"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1275  %input_1_V_load_17 = load i18* %input_1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_17"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1709  %p_Val2_16_110 = mul nsw i36 %OP1_V_110, %OP2_V_110

]]></Node>
<StgValue><ssdm name="p_Val2_16_110"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1719  %p_Val2_16_111 = mul nsw i36 %OP1_V_111, %OP2_V_111

]]></Node>
<StgValue><ssdm name="p_Val2_16_111"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1726  %OP1_V_112 = sext i18 %input_2_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_112"/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1728  %OP2_V_112 = sext i18 %matrix_2_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_112"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1729  %p_Val2_16_112 = mul nsw i36 %OP1_V_112, %OP2_V_112

]]></Node>
<StgValue><ssdm name="p_Val2_16_112"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1736  %OP1_V_113 = sext i18 %input_2_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_113"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1738  %OP2_V_113 = sext i18 %matrix_2_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_113"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1739  %p_Val2_16_113 = mul nsw i36 %OP1_V_113, %OP2_V_113

]]></Node>
<StgValue><ssdm name="p_Val2_16_113"/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1747  %matrix_2_V_load_13 = load i18* %matrix_2_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_13"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1755  %input_2_V_load_14 = load i18* %input_2_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_14"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1757  %matrix_2_V_load_14 = load i18* %matrix_2_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_14"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1765  %input_2_V_load_15 = load i18* %input_2_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_15"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1767  %matrix_2_V_load_15 = load i18* %matrix_2_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_15"/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1774  %input_2_V_addr_16 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_2_V_addr_16"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1775  %input_2_V_load_16 = load i18* %input_2_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_16"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1777  %matrix_2_V_load_16 = load i18* %matrix_2_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_16"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1784  %input_2_V_addr_17 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_2_V_addr_17"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1785  %input_2_V_load_17 = load i18* %input_2_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_17"/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2219  %p_Val2_16_161 = mul nsw i36 %OP1_V_161, %OP2_V_161

]]></Node>
<StgValue><ssdm name="p_Val2_16_161"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2229  %p_Val2_16_162 = mul nsw i36 %OP1_V_162, %OP2_V_162

]]></Node>
<StgValue><ssdm name="p_Val2_16_162"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2236  %OP1_V_163 = sext i18 %input_3_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_163"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2238  %OP2_V_163 = sext i18 %matrix_3_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_163"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2239  %p_Val2_16_163 = mul nsw i36 %OP1_V_163, %OP2_V_163

]]></Node>
<StgValue><ssdm name="p_Val2_16_163"/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2246  %OP1_V_164 = sext i18 %input_3_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_164"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2248  %OP2_V_164 = sext i18 %matrix_3_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_164"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2249  %p_Val2_16_164 = mul nsw i36 %OP1_V_164, %OP2_V_164

]]></Node>
<StgValue><ssdm name="p_Val2_16_164"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2257  %matrix_3_V_load_13 = load i18* %matrix_3_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_13"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2265  %input_3_V_load_14 = load i18* %input_3_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_14"/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2267  %matrix_3_V_load_14 = load i18* %matrix_3_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_14"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2275  %input_3_V_load_15 = load i18* %input_3_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_15"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2277  %matrix_3_V_load_15 = load i18* %matrix_3_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_15"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2284  %input_3_V_addr_16 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_3_V_addr_16"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2285  %input_3_V_load_16 = load i18* %input_3_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_16"/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2287  %matrix_3_V_load_16 = load i18* %matrix_3_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_16"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2294  %input_3_V_addr_17 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_3_V_addr_17"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2295  %input_3_V_load_17 = load i18* %input_3_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_17"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2767  %matrix_4_V_load_13 = load i18* %matrix_4_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_13"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2775  %input_4_V_load_14 = load i18* %input_4_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_14"/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2777  %matrix_4_V_load_14 = load i18* %matrix_4_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_14"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2785  %input_4_V_load_15 = load i18* %input_4_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_15"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2787  %matrix_4_V_load_15 = load i18* %matrix_4_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_15"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2794  %input_4_V_addr_16 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_4_V_addr_16"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2795  %input_4_V_load_16 = load i18* %input_4_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_16"/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2797  %matrix_4_V_load_16 = load i18* %matrix_4_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_16"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2804  %input_4_V_addr_17 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_4_V_addr_17"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2805  %input_4_V_load_17 = load i18* %input_4_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_17"/></StgValue>
</operation>

<operation id="1321" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3277  %matrix_5_V_load_13 = load i18* %matrix_5_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_13"/></StgValue>
</operation>

<operation id="1322" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3285  %input_5_V_load_14 = load i18* %input_5_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_14"/></StgValue>
</operation>

<operation id="1323" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3287  %matrix_5_V_load_14 = load i18* %matrix_5_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_14"/></StgValue>
</operation>

<operation id="1324" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3295  %input_5_V_load_15 = load i18* %input_5_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_15"/></StgValue>
</operation>

<operation id="1325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3297  %matrix_5_V_load_15 = load i18* %matrix_5_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_15"/></StgValue>
</operation>

<operation id="1326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3304  %input_5_V_addr_16 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_5_V_addr_16"/></StgValue>
</operation>

<operation id="1327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3305  %input_5_V_load_16 = load i18* %input_5_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_16"/></StgValue>
</operation>

<operation id="1328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3307  %matrix_5_V_load_16 = load i18* %matrix_5_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_16"/></StgValue>
</operation>

<operation id="1329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3314  %input_5_V_addr_17 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_5_V_addr_17"/></StgValue>
</operation>

<operation id="1330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3315  %input_5_V_load_17 = load i18* %input_5_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_17"/></StgValue>
</operation>

<operation id="1331" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3787  %matrix_6_V_load_13 = load i18* %matrix_6_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_13"/></StgValue>
</operation>

<operation id="1332" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3795  %input_6_V_load_14 = load i18* %input_6_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_14"/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3797  %matrix_6_V_load_14 = load i18* %matrix_6_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_14"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3805  %input_6_V_load_15 = load i18* %input_6_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_15"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3807  %matrix_6_V_load_15 = load i18* %matrix_6_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_15"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3814  %input_6_V_addr_16 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_6_V_addr_16"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3815  %input_6_V_load_16 = load i18* %input_6_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_16"/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3817  %matrix_6_V_load_16 = load i18* %matrix_6_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_16"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3824  %input_6_V_addr_17 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_6_V_addr_17"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3825  %input_6_V_load_17 = load i18* %input_6_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_17"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4305  %input_7_V_load_14 = load i18* %input_7_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_14"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4307  %matrix_7_V_load_14 = load i18* %matrix_7_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_14"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4315  %input_7_V_load_15 = load i18* %input_7_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_15"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4317  %matrix_7_V_load_15 = load i18* %matrix_7_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_15"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4324  %input_7_V_addr_16 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_7_V_addr_16"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4325  %input_7_V_load_16 = load i18* %input_7_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_16"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4327  %matrix_7_V_load_16 = load i18* %matrix_7_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_16"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4334  %input_7_V_addr_17 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_7_V_addr_17"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4335  %input_7_V_load_17 = load i18* %input_7_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_17"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4337  %matrix_7_V_load_17 = load i18* %matrix_7_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:57  %tmp_79_cast = zext i11 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="1352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:58  %matrix_0_V_addr_17 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_17"/></StgValue>
</operation>

<operation id="1353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:60  %tmp_80_cast = zext i11 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="1354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:61  %matrix_0_V_addr_18 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_18"/></StgValue>
</operation>

<operation id="1355" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:62  %tmp_73 = add i11 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1356" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:65  %tmp_74 = add i11 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:175  %matrix_1_V_addr_17 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_17"/></StgValue>
</operation>

<operation id="1358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:176  %matrix_1_V_addr_18 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_18"/></StgValue>
</operation>

<operation id="1359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:226  %matrix_2_V_addr_17 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_17"/></StgValue>
</operation>

<operation id="1360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:227  %matrix_2_V_addr_18 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_18"/></StgValue>
</operation>

<operation id="1361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:277  %matrix_3_V_addr_17 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_17"/></StgValue>
</operation>

<operation id="1362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:278  %matrix_3_V_addr_18 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_18"/></StgValue>
</operation>

<operation id="1363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:328  %matrix_4_V_addr_17 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_17"/></StgValue>
</operation>

<operation id="1364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:329  %matrix_4_V_addr_18 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_18"/></StgValue>
</operation>

<operation id="1365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:379  %matrix_5_V_addr_17 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_17"/></StgValue>
</operation>

<operation id="1366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:380  %matrix_5_V_addr_18 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_18"/></StgValue>
</operation>

<operation id="1367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:430  %matrix_6_V_addr_17 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_17"/></StgValue>
</operation>

<operation id="1368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:431  %matrix_6_V_addr_18 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_18"/></StgValue>
</operation>

<operation id="1369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:518  %tmp_131_cast = zext i11 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="1370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:519  %matrix_7_V_addr_18 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_18"/></StgValue>
</operation>

<operation id="1371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:521  %tmp_132_cast = zext i11 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="1372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:522  %matrix_7_V_addr_19 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_19"/></StgValue>
</operation>

<operation id="1373" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:523  %tmp_124 = add i11 %phi_mul2, 20

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1374" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:526  %tmp_125 = add i11 %phi_mul2, 21

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:691  %tmp_50_9 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_156, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:692  %tmp_51_9_cast = sext i36 %p_Val2_16_9 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_9_cast"/></StgValue>
</operation>

<operation id="1377" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:693  %p_Val2_17_9 = add i38 %tmp_50_9, %tmp_51_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_9"/></StgValue>
</operation>

<operation id="1378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:700  %tmp_157 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_9, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:701  %tmp_50_s = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_157, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:702  %tmp_51_cast = sext i36 %p_Val2_16_s to i38

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="1381" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:703  %p_Val2_17_s = add i38 %tmp_50_s, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_s"/></StgValue>
</operation>

<operation id="1382" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:709  %p_Val2_16_10 = mul nsw i36 %OP1_V_11, %OP2_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_16_10"/></StgValue>
</operation>

<operation id="1383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:710  %tmp_158 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_s, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1384" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:719  %p_Val2_16_11 = mul nsw i36 %OP1_V_12, %OP2_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_16_11"/></StgValue>
</operation>

<operation id="1385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:726  %OP1_V_13 = sext i18 %input_0_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="1386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:728  %OP2_V_13 = sext i18 %matrix_0_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_13"/></StgValue>
</operation>

<operation id="1387" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:729  %p_Val2_16_12 = mul nsw i36 %OP1_V_13, %OP2_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_16_12"/></StgValue>
</operation>

<operation id="1388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:736  %OP1_V_14 = sext i18 %input_0_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_14"/></StgValue>
</operation>

<operation id="1389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:738  %OP2_V_14 = sext i18 %matrix_0_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_14"/></StgValue>
</operation>

<operation id="1390" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:739  %p_Val2_16_13 = mul nsw i36 %OP1_V_14, %OP2_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_16_13"/></StgValue>
</operation>

<operation id="1391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:747  %matrix_0_V_load_15 = load i18* %matrix_0_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_15"/></StgValue>
</operation>

<operation id="1392" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:755  %input_0_V_load_16 = load i18* %input_0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="1393" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:757  %matrix_0_V_load_16 = load i18* %matrix_0_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_16"/></StgValue>
</operation>

<operation id="1394" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:765  %input_0_V_load_17 = load i18* %input_0_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="1395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:767  %matrix_0_V_load_17 = load i18* %matrix_0_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_17"/></StgValue>
</operation>

<operation id="1396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:774  %input_0_V_addr_18 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_0_V_addr_18"/></StgValue>
</operation>

<operation id="1397" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:775  %input_0_V_load_18 = load i18* %input_0_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="1398" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:777  %matrix_0_V_load_18 = load i18* %matrix_0_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_18"/></StgValue>
</operation>

<operation id="1399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:784  %input_0_V_addr_19 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_0_V_addr_19"/></StgValue>
</operation>

<operation id="1400" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:785  %input_0_V_load_19 = load i18* %input_0_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>

<operation id="1401" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1219  %p_Val2_16_61 = mul nsw i36 %OP1_V_61, %OP2_V_61

]]></Node>
<StgValue><ssdm name="p_Val2_16_61"/></StgValue>
</operation>

<operation id="1402" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1229  %p_Val2_16_62 = mul nsw i36 %OP1_V_62, %OP2_V_62

]]></Node>
<StgValue><ssdm name="p_Val2_16_62"/></StgValue>
</operation>

<operation id="1403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1236  %OP1_V_63 = sext i18 %input_1_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_63"/></StgValue>
</operation>

<operation id="1404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1238  %OP2_V_63 = sext i18 %matrix_1_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_63"/></StgValue>
</operation>

<operation id="1405" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1239  %p_Val2_16_63 = mul nsw i36 %OP1_V_63, %OP2_V_63

]]></Node>
<StgValue><ssdm name="p_Val2_16_63"/></StgValue>
</operation>

<operation id="1406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1246  %OP1_V_64 = sext i18 %input_1_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_64"/></StgValue>
</operation>

<operation id="1407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1248  %OP2_V_64 = sext i18 %matrix_1_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_64"/></StgValue>
</operation>

<operation id="1408" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1249  %p_Val2_16_64 = mul nsw i36 %OP1_V_64, %OP2_V_64

]]></Node>
<StgValue><ssdm name="p_Val2_16_64"/></StgValue>
</operation>

<operation id="1409" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1257  %matrix_1_V_load_15 = load i18* %matrix_1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_15"/></StgValue>
</operation>

<operation id="1410" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1265  %input_1_V_load_16 = load i18* %input_1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_16"/></StgValue>
</operation>

<operation id="1411" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1267  %matrix_1_V_load_16 = load i18* %matrix_1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_16"/></StgValue>
</operation>

<operation id="1412" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1275  %input_1_V_load_17 = load i18* %input_1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_17"/></StgValue>
</operation>

<operation id="1413" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1277  %matrix_1_V_load_17 = load i18* %matrix_1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_17"/></StgValue>
</operation>

<operation id="1414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1284  %input_1_V_addr_18 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_1_V_addr_18"/></StgValue>
</operation>

<operation id="1415" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1285  %input_1_V_load_18 = load i18* %input_1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_18"/></StgValue>
</operation>

<operation id="1416" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1287  %matrix_1_V_load_18 = load i18* %matrix_1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_18"/></StgValue>
</operation>

<operation id="1417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1294  %input_1_V_addr_19 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_1_V_addr_19"/></StgValue>
</operation>

<operation id="1418" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1295  %input_1_V_load_19 = load i18* %input_1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_19"/></StgValue>
</operation>

<operation id="1419" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1729  %p_Val2_16_112 = mul nsw i36 %OP1_V_112, %OP2_V_112

]]></Node>
<StgValue><ssdm name="p_Val2_16_112"/></StgValue>
</operation>

<operation id="1420" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1739  %p_Val2_16_113 = mul nsw i36 %OP1_V_113, %OP2_V_113

]]></Node>
<StgValue><ssdm name="p_Val2_16_113"/></StgValue>
</operation>

<operation id="1421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1746  %OP1_V_114 = sext i18 %input_2_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_114"/></StgValue>
</operation>

<operation id="1422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1748  %OP2_V_114 = sext i18 %matrix_2_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_114"/></StgValue>
</operation>

<operation id="1423" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1749  %p_Val2_16_114 = mul nsw i36 %OP1_V_114, %OP2_V_114

]]></Node>
<StgValue><ssdm name="p_Val2_16_114"/></StgValue>
</operation>

<operation id="1424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1756  %OP1_V_115 = sext i18 %input_2_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_115"/></StgValue>
</operation>

<operation id="1425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1758  %OP2_V_115 = sext i18 %matrix_2_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_115"/></StgValue>
</operation>

<operation id="1426" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1759  %p_Val2_16_115 = mul nsw i36 %OP1_V_115, %OP2_V_115

]]></Node>
<StgValue><ssdm name="p_Val2_16_115"/></StgValue>
</operation>

<operation id="1427" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1767  %matrix_2_V_load_15 = load i18* %matrix_2_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_15"/></StgValue>
</operation>

<operation id="1428" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1775  %input_2_V_load_16 = load i18* %input_2_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_16"/></StgValue>
</operation>

<operation id="1429" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1777  %matrix_2_V_load_16 = load i18* %matrix_2_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_16"/></StgValue>
</operation>

<operation id="1430" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1785  %input_2_V_load_17 = load i18* %input_2_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_17"/></StgValue>
</operation>

<operation id="1431" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1787  %matrix_2_V_load_17 = load i18* %matrix_2_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_17"/></StgValue>
</operation>

<operation id="1432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1794  %input_2_V_addr_18 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_2_V_addr_18"/></StgValue>
</operation>

<operation id="1433" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1795  %input_2_V_load_18 = load i18* %input_2_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_18"/></StgValue>
</operation>

<operation id="1434" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1797  %matrix_2_V_load_18 = load i18* %matrix_2_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_18"/></StgValue>
</operation>

<operation id="1435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1804  %input_2_V_addr_19 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_2_V_addr_19"/></StgValue>
</operation>

<operation id="1436" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1805  %input_2_V_load_19 = load i18* %input_2_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_19"/></StgValue>
</operation>

<operation id="1437" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2239  %p_Val2_16_163 = mul nsw i36 %OP1_V_163, %OP2_V_163

]]></Node>
<StgValue><ssdm name="p_Val2_16_163"/></StgValue>
</operation>

<operation id="1438" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2249  %p_Val2_16_164 = mul nsw i36 %OP1_V_164, %OP2_V_164

]]></Node>
<StgValue><ssdm name="p_Val2_16_164"/></StgValue>
</operation>

<operation id="1439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2256  %OP1_V_165 = sext i18 %input_3_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_165"/></StgValue>
</operation>

<operation id="1440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2258  %OP2_V_165 = sext i18 %matrix_3_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_165"/></StgValue>
</operation>

<operation id="1441" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2259  %p_Val2_16_165 = mul nsw i36 %OP1_V_165, %OP2_V_165

]]></Node>
<StgValue><ssdm name="p_Val2_16_165"/></StgValue>
</operation>

<operation id="1442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2266  %OP1_V_166 = sext i18 %input_3_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_166"/></StgValue>
</operation>

<operation id="1443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2268  %OP2_V_166 = sext i18 %matrix_3_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_166"/></StgValue>
</operation>

<operation id="1444" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2269  %p_Val2_16_166 = mul nsw i36 %OP1_V_166, %OP2_V_166

]]></Node>
<StgValue><ssdm name="p_Val2_16_166"/></StgValue>
</operation>

<operation id="1445" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2277  %matrix_3_V_load_15 = load i18* %matrix_3_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_15"/></StgValue>
</operation>

<operation id="1446" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2285  %input_3_V_load_16 = load i18* %input_3_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_16"/></StgValue>
</operation>

<operation id="1447" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2287  %matrix_3_V_load_16 = load i18* %matrix_3_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_16"/></StgValue>
</operation>

<operation id="1448" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2295  %input_3_V_load_17 = load i18* %input_3_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_17"/></StgValue>
</operation>

<operation id="1449" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2297  %matrix_3_V_load_17 = load i18* %matrix_3_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_17"/></StgValue>
</operation>

<operation id="1450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2304  %input_3_V_addr_18 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_3_V_addr_18"/></StgValue>
</operation>

<operation id="1451" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2305  %input_3_V_load_18 = load i18* %input_3_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_18"/></StgValue>
</operation>

<operation id="1452" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2307  %matrix_3_V_load_18 = load i18* %matrix_3_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_18"/></StgValue>
</operation>

<operation id="1453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2314  %input_3_V_addr_19 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_3_V_addr_19"/></StgValue>
</operation>

<operation id="1454" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2315  %input_3_V_load_19 = load i18* %input_3_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_19"/></StgValue>
</operation>

<operation id="1455" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2787  %matrix_4_V_load_15 = load i18* %matrix_4_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_15"/></StgValue>
</operation>

<operation id="1456" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2795  %input_4_V_load_16 = load i18* %input_4_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_16"/></StgValue>
</operation>

<operation id="1457" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2797  %matrix_4_V_load_16 = load i18* %matrix_4_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_16"/></StgValue>
</operation>

<operation id="1458" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2805  %input_4_V_load_17 = load i18* %input_4_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_17"/></StgValue>
</operation>

<operation id="1459" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2807  %matrix_4_V_load_17 = load i18* %matrix_4_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_17"/></StgValue>
</operation>

<operation id="1460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2814  %input_4_V_addr_18 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_4_V_addr_18"/></StgValue>
</operation>

<operation id="1461" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2815  %input_4_V_load_18 = load i18* %input_4_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_18"/></StgValue>
</operation>

<operation id="1462" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2817  %matrix_4_V_load_18 = load i18* %matrix_4_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_18"/></StgValue>
</operation>

<operation id="1463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2824  %input_4_V_addr_19 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_4_V_addr_19"/></StgValue>
</operation>

<operation id="1464" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2825  %input_4_V_load_19 = load i18* %input_4_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_19"/></StgValue>
</operation>

<operation id="1465" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3297  %matrix_5_V_load_15 = load i18* %matrix_5_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_15"/></StgValue>
</operation>

<operation id="1466" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3305  %input_5_V_load_16 = load i18* %input_5_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_16"/></StgValue>
</operation>

<operation id="1467" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3307  %matrix_5_V_load_16 = load i18* %matrix_5_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_16"/></StgValue>
</operation>

<operation id="1468" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3315  %input_5_V_load_17 = load i18* %input_5_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_17"/></StgValue>
</operation>

<operation id="1469" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3317  %matrix_5_V_load_17 = load i18* %matrix_5_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_17"/></StgValue>
</operation>

<operation id="1470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3324  %input_5_V_addr_18 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_5_V_addr_18"/></StgValue>
</operation>

<operation id="1471" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3325  %input_5_V_load_18 = load i18* %input_5_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_18"/></StgValue>
</operation>

<operation id="1472" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3327  %matrix_5_V_load_18 = load i18* %matrix_5_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_18"/></StgValue>
</operation>

<operation id="1473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3334  %input_5_V_addr_19 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_5_V_addr_19"/></StgValue>
</operation>

<operation id="1474" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3335  %input_5_V_load_19 = load i18* %input_5_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_19"/></StgValue>
</operation>

<operation id="1475" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3807  %matrix_6_V_load_15 = load i18* %matrix_6_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_15"/></StgValue>
</operation>

<operation id="1476" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3815  %input_6_V_load_16 = load i18* %input_6_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_16"/></StgValue>
</operation>

<operation id="1477" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3817  %matrix_6_V_load_16 = load i18* %matrix_6_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_16"/></StgValue>
</operation>

<operation id="1478" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3825  %input_6_V_load_17 = load i18* %input_6_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_17"/></StgValue>
</operation>

<operation id="1479" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3827  %matrix_6_V_load_17 = load i18* %matrix_6_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_17"/></StgValue>
</operation>

<operation id="1480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3834  %input_6_V_addr_18 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_6_V_addr_18"/></StgValue>
</operation>

<operation id="1481" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3835  %input_6_V_load_18 = load i18* %input_6_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_18"/></StgValue>
</operation>

<operation id="1482" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3837  %matrix_6_V_load_18 = load i18* %matrix_6_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_18"/></StgValue>
</operation>

<operation id="1483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3844  %input_6_V_addr_19 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_6_V_addr_19"/></StgValue>
</operation>

<operation id="1484" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3845  %input_6_V_load_19 = load i18* %input_6_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_19"/></StgValue>
</operation>

<operation id="1485" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4325  %input_7_V_load_16 = load i18* %input_7_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_16"/></StgValue>
</operation>

<operation id="1486" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4327  %matrix_7_V_load_16 = load i18* %matrix_7_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_16"/></StgValue>
</operation>

<operation id="1487" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4335  %input_7_V_load_17 = load i18* %input_7_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_17"/></StgValue>
</operation>

<operation id="1488" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4337  %matrix_7_V_load_17 = load i18* %matrix_7_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_17"/></StgValue>
</operation>

<operation id="1489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4344  %input_7_V_addr_18 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_7_V_addr_18"/></StgValue>
</operation>

<operation id="1490" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4345  %input_7_V_load_18 = load i18* %input_7_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_18"/></StgValue>
</operation>

<operation id="1491" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4347  %matrix_7_V_load_18 = load i18* %matrix_7_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_18"/></StgValue>
</operation>

<operation id="1492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4354  %input_7_V_addr_19 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_7_V_addr_19"/></StgValue>
</operation>

<operation id="1493" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4355  %input_7_V_load_19 = load i18* %input_7_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_19"/></StgValue>
</operation>

<operation id="1494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4357  %matrix_7_V_load_19 = load i18* %matrix_7_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:63  %tmp_81_cast = zext i11 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="1496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:64  %matrix_0_V_addr_19 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_19"/></StgValue>
</operation>

<operation id="1497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:66  %tmp_82_cast = zext i11 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="1498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:67  %matrix_0_V_addr_20 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_20"/></StgValue>
</operation>

<operation id="1499" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:68  %tmp_75 = add i11 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1500" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:71  %tmp_76 = add i11 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:177  %matrix_1_V_addr_19 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_19"/></StgValue>
</operation>

<operation id="1502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:178  %matrix_1_V_addr_20 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_20"/></StgValue>
</operation>

<operation id="1503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:228  %matrix_2_V_addr_19 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_19"/></StgValue>
</operation>

<operation id="1504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:229  %matrix_2_V_addr_20 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_20"/></StgValue>
</operation>

<operation id="1505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:279  %matrix_3_V_addr_19 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_19"/></StgValue>
</operation>

<operation id="1506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:280  %matrix_3_V_addr_20 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_20"/></StgValue>
</operation>

<operation id="1507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:330  %matrix_4_V_addr_19 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_19"/></StgValue>
</operation>

<operation id="1508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:331  %matrix_4_V_addr_20 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_20"/></StgValue>
</operation>

<operation id="1509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:381  %matrix_5_V_addr_19 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_19"/></StgValue>
</operation>

<operation id="1510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:382  %matrix_5_V_addr_20 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_20"/></StgValue>
</operation>

<operation id="1511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:432  %matrix_6_V_addr_19 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_19"/></StgValue>
</operation>

<operation id="1512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:433  %matrix_6_V_addr_20 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_20"/></StgValue>
</operation>

<operation id="1513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:524  %tmp_133_cast = zext i11 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="1514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:525  %matrix_7_V_addr_20 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_20"/></StgValue>
</operation>

<operation id="1515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:527  %tmp_134_cast = zext i11 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="1516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:528  %matrix_7_V_addr_21 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_21"/></StgValue>
</operation>

<operation id="1517" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:529  %tmp_126 = add i11 %phi_mul2, 22

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1518" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:532  %tmp_127 = add i11 %phi_mul2, 23

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:711  %tmp_50_10 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_158, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="1520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:712  %tmp_51_10_cast = sext i36 %p_Val2_16_10 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_10_cast"/></StgValue>
</operation>

<operation id="1521" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:713  %p_Val2_17_10 = add i38 %tmp_50_10, %tmp_51_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_10"/></StgValue>
</operation>

<operation id="1522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:720  %tmp_159 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_10, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:721  %tmp_50_11 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_159, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="1524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:722  %tmp_51_11_cast = sext i36 %p_Val2_16_11 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_11_cast"/></StgValue>
</operation>

<operation id="1525" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:723  %p_Val2_17_11 = add i38 %tmp_50_11, %tmp_51_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_11"/></StgValue>
</operation>

<operation id="1526" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:729  %p_Val2_16_12 = mul nsw i36 %OP1_V_13, %OP2_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_16_12"/></StgValue>
</operation>

<operation id="1527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:730  %tmp_160 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_11, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1528" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:739  %p_Val2_16_13 = mul nsw i36 %OP1_V_14, %OP2_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_16_13"/></StgValue>
</operation>

<operation id="1529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:746  %OP1_V_15 = sext i18 %input_0_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_15"/></StgValue>
</operation>

<operation id="1530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:748  %OP2_V_15 = sext i18 %matrix_0_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_15"/></StgValue>
</operation>

<operation id="1531" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:749  %p_Val2_16_14 = mul nsw i36 %OP1_V_15, %OP2_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_16_14"/></StgValue>
</operation>

<operation id="1532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:756  %OP1_V_16 = sext i18 %input_0_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_16"/></StgValue>
</operation>

<operation id="1533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:758  %OP2_V_16 = sext i18 %matrix_0_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_16"/></StgValue>
</operation>

<operation id="1534" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:759  %p_Val2_16_15 = mul nsw i36 %OP1_V_16, %OP2_V_16

]]></Node>
<StgValue><ssdm name="p_Val2_16_15"/></StgValue>
</operation>

<operation id="1535" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:767  %matrix_0_V_load_17 = load i18* %matrix_0_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_17"/></StgValue>
</operation>

<operation id="1536" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:775  %input_0_V_load_18 = load i18* %input_0_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="1537" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:777  %matrix_0_V_load_18 = load i18* %matrix_0_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_18"/></StgValue>
</operation>

<operation id="1538" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:785  %input_0_V_load_19 = load i18* %input_0_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>

<operation id="1539" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:787  %matrix_0_V_load_19 = load i18* %matrix_0_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_19"/></StgValue>
</operation>

<operation id="1540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:794  %input_0_V_addr_20 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_0_V_addr_20"/></StgValue>
</operation>

<operation id="1541" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:795  %input_0_V_load_20 = load i18* %input_0_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="1542" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:797  %matrix_0_V_load_20 = load i18* %matrix_0_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_20"/></StgValue>
</operation>

<operation id="1543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:804  %input_0_V_addr_21 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_0_V_addr_21"/></StgValue>
</operation>

<operation id="1544" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:805  %input_0_V_load_21 = load i18* %input_0_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>

<operation id="1545" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1239  %p_Val2_16_63 = mul nsw i36 %OP1_V_63, %OP2_V_63

]]></Node>
<StgValue><ssdm name="p_Val2_16_63"/></StgValue>
</operation>

<operation id="1546" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1249  %p_Val2_16_64 = mul nsw i36 %OP1_V_64, %OP2_V_64

]]></Node>
<StgValue><ssdm name="p_Val2_16_64"/></StgValue>
</operation>

<operation id="1547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1256  %OP1_V_65 = sext i18 %input_1_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_65"/></StgValue>
</operation>

<operation id="1548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1258  %OP2_V_65 = sext i18 %matrix_1_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_65"/></StgValue>
</operation>

<operation id="1549" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1259  %p_Val2_16_65 = mul nsw i36 %OP1_V_65, %OP2_V_65

]]></Node>
<StgValue><ssdm name="p_Val2_16_65"/></StgValue>
</operation>

<operation id="1550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1266  %OP1_V_66 = sext i18 %input_1_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_66"/></StgValue>
</operation>

<operation id="1551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1268  %OP2_V_66 = sext i18 %matrix_1_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_66"/></StgValue>
</operation>

<operation id="1552" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1269  %p_Val2_16_66 = mul nsw i36 %OP1_V_66, %OP2_V_66

]]></Node>
<StgValue><ssdm name="p_Val2_16_66"/></StgValue>
</operation>

<operation id="1553" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1277  %matrix_1_V_load_17 = load i18* %matrix_1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_17"/></StgValue>
</operation>

<operation id="1554" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1285  %input_1_V_load_18 = load i18* %input_1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_18"/></StgValue>
</operation>

<operation id="1555" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1287  %matrix_1_V_load_18 = load i18* %matrix_1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_18"/></StgValue>
</operation>

<operation id="1556" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1295  %input_1_V_load_19 = load i18* %input_1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_19"/></StgValue>
</operation>

<operation id="1557" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1297  %matrix_1_V_load_19 = load i18* %matrix_1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_19"/></StgValue>
</operation>

<operation id="1558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1304  %input_1_V_addr_20 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_1_V_addr_20"/></StgValue>
</operation>

<operation id="1559" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1305  %input_1_V_load_20 = load i18* %input_1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_20"/></StgValue>
</operation>

<operation id="1560" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1307  %matrix_1_V_load_20 = load i18* %matrix_1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_20"/></StgValue>
</operation>

<operation id="1561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1314  %input_1_V_addr_21 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_1_V_addr_21"/></StgValue>
</operation>

<operation id="1562" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1315  %input_1_V_load_21 = load i18* %input_1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_21"/></StgValue>
</operation>

<operation id="1563" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1749  %p_Val2_16_114 = mul nsw i36 %OP1_V_114, %OP2_V_114

]]></Node>
<StgValue><ssdm name="p_Val2_16_114"/></StgValue>
</operation>

<operation id="1564" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1759  %p_Val2_16_115 = mul nsw i36 %OP1_V_115, %OP2_V_115

]]></Node>
<StgValue><ssdm name="p_Val2_16_115"/></StgValue>
</operation>

<operation id="1565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1766  %OP1_V_116 = sext i18 %input_2_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_116"/></StgValue>
</operation>

<operation id="1566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1768  %OP2_V_116 = sext i18 %matrix_2_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_116"/></StgValue>
</operation>

<operation id="1567" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1769  %p_Val2_16_116 = mul nsw i36 %OP1_V_116, %OP2_V_116

]]></Node>
<StgValue><ssdm name="p_Val2_16_116"/></StgValue>
</operation>

<operation id="1568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1776  %OP1_V_117 = sext i18 %input_2_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_117"/></StgValue>
</operation>

<operation id="1569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1778  %OP2_V_117 = sext i18 %matrix_2_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_117"/></StgValue>
</operation>

<operation id="1570" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1779  %p_Val2_16_117 = mul nsw i36 %OP1_V_117, %OP2_V_117

]]></Node>
<StgValue><ssdm name="p_Val2_16_117"/></StgValue>
</operation>

<operation id="1571" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1787  %matrix_2_V_load_17 = load i18* %matrix_2_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_17"/></StgValue>
</operation>

<operation id="1572" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1795  %input_2_V_load_18 = load i18* %input_2_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_18"/></StgValue>
</operation>

<operation id="1573" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1797  %matrix_2_V_load_18 = load i18* %matrix_2_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_18"/></StgValue>
</operation>

<operation id="1574" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1805  %input_2_V_load_19 = load i18* %input_2_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_19"/></StgValue>
</operation>

<operation id="1575" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1807  %matrix_2_V_load_19 = load i18* %matrix_2_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_19"/></StgValue>
</operation>

<operation id="1576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1814  %input_2_V_addr_20 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_2_V_addr_20"/></StgValue>
</operation>

<operation id="1577" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1815  %input_2_V_load_20 = load i18* %input_2_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_20"/></StgValue>
</operation>

<operation id="1578" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1817  %matrix_2_V_load_20 = load i18* %matrix_2_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_20"/></StgValue>
</operation>

<operation id="1579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1824  %input_2_V_addr_21 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_2_V_addr_21"/></StgValue>
</operation>

<operation id="1580" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1825  %input_2_V_load_21 = load i18* %input_2_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_21"/></StgValue>
</operation>

<operation id="1581" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2259  %p_Val2_16_165 = mul nsw i36 %OP1_V_165, %OP2_V_165

]]></Node>
<StgValue><ssdm name="p_Val2_16_165"/></StgValue>
</operation>

<operation id="1582" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2269  %p_Val2_16_166 = mul nsw i36 %OP1_V_166, %OP2_V_166

]]></Node>
<StgValue><ssdm name="p_Val2_16_166"/></StgValue>
</operation>

<operation id="1583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2276  %OP1_V_167 = sext i18 %input_3_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_167"/></StgValue>
</operation>

<operation id="1584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2278  %OP2_V_167 = sext i18 %matrix_3_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_167"/></StgValue>
</operation>

<operation id="1585" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2279  %p_Val2_16_167 = mul nsw i36 %OP1_V_167, %OP2_V_167

]]></Node>
<StgValue><ssdm name="p_Val2_16_167"/></StgValue>
</operation>

<operation id="1586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2286  %OP1_V_168 = sext i18 %input_3_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_168"/></StgValue>
</operation>

<operation id="1587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2288  %OP2_V_168 = sext i18 %matrix_3_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_168"/></StgValue>
</operation>

<operation id="1588" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2289  %p_Val2_16_168 = mul nsw i36 %OP1_V_168, %OP2_V_168

]]></Node>
<StgValue><ssdm name="p_Val2_16_168"/></StgValue>
</operation>

<operation id="1589" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2297  %matrix_3_V_load_17 = load i18* %matrix_3_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_17"/></StgValue>
</operation>

<operation id="1590" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2305  %input_3_V_load_18 = load i18* %input_3_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_18"/></StgValue>
</operation>

<operation id="1591" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2307  %matrix_3_V_load_18 = load i18* %matrix_3_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_18"/></StgValue>
</operation>

<operation id="1592" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2315  %input_3_V_load_19 = load i18* %input_3_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_19"/></StgValue>
</operation>

<operation id="1593" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2317  %matrix_3_V_load_19 = load i18* %matrix_3_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_19"/></StgValue>
</operation>

<operation id="1594" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2324  %input_3_V_addr_20 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_3_V_addr_20"/></StgValue>
</operation>

<operation id="1595" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2325  %input_3_V_load_20 = load i18* %input_3_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_20"/></StgValue>
</operation>

<operation id="1596" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2327  %matrix_3_V_load_20 = load i18* %matrix_3_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_20"/></StgValue>
</operation>

<operation id="1597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2334  %input_3_V_addr_21 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_3_V_addr_21"/></StgValue>
</operation>

<operation id="1598" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2335  %input_3_V_load_21 = load i18* %input_3_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_21"/></StgValue>
</operation>

<operation id="1599" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2807  %matrix_4_V_load_17 = load i18* %matrix_4_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_17"/></StgValue>
</operation>

<operation id="1600" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2815  %input_4_V_load_18 = load i18* %input_4_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_18"/></StgValue>
</operation>

<operation id="1601" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2817  %matrix_4_V_load_18 = load i18* %matrix_4_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_18"/></StgValue>
</operation>

<operation id="1602" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2825  %input_4_V_load_19 = load i18* %input_4_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_19"/></StgValue>
</operation>

<operation id="1603" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2827  %matrix_4_V_load_19 = load i18* %matrix_4_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_19"/></StgValue>
</operation>

<operation id="1604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2834  %input_4_V_addr_20 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_4_V_addr_20"/></StgValue>
</operation>

<operation id="1605" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2835  %input_4_V_load_20 = load i18* %input_4_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_20"/></StgValue>
</operation>

<operation id="1606" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2837  %matrix_4_V_load_20 = load i18* %matrix_4_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_20"/></StgValue>
</operation>

<operation id="1607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2844  %input_4_V_addr_21 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_4_V_addr_21"/></StgValue>
</operation>

<operation id="1608" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2845  %input_4_V_load_21 = load i18* %input_4_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_21"/></StgValue>
</operation>

<operation id="1609" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3317  %matrix_5_V_load_17 = load i18* %matrix_5_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_17"/></StgValue>
</operation>

<operation id="1610" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3325  %input_5_V_load_18 = load i18* %input_5_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_18"/></StgValue>
</operation>

<operation id="1611" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3327  %matrix_5_V_load_18 = load i18* %matrix_5_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_18"/></StgValue>
</operation>

<operation id="1612" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3335  %input_5_V_load_19 = load i18* %input_5_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_19"/></StgValue>
</operation>

<operation id="1613" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3337  %matrix_5_V_load_19 = load i18* %matrix_5_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_19"/></StgValue>
</operation>

<operation id="1614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3344  %input_5_V_addr_20 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_5_V_addr_20"/></StgValue>
</operation>

<operation id="1615" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3345  %input_5_V_load_20 = load i18* %input_5_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_20"/></StgValue>
</operation>

<operation id="1616" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3347  %matrix_5_V_load_20 = load i18* %matrix_5_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_20"/></StgValue>
</operation>

<operation id="1617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3354  %input_5_V_addr_21 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_5_V_addr_21"/></StgValue>
</operation>

<operation id="1618" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3355  %input_5_V_load_21 = load i18* %input_5_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_21"/></StgValue>
</operation>

<operation id="1619" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3827  %matrix_6_V_load_17 = load i18* %matrix_6_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_17"/></StgValue>
</operation>

<operation id="1620" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3835  %input_6_V_load_18 = load i18* %input_6_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_18"/></StgValue>
</operation>

<operation id="1621" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3837  %matrix_6_V_load_18 = load i18* %matrix_6_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_18"/></StgValue>
</operation>

<operation id="1622" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3845  %input_6_V_load_19 = load i18* %input_6_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_19"/></StgValue>
</operation>

<operation id="1623" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3847  %matrix_6_V_load_19 = load i18* %matrix_6_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_19"/></StgValue>
</operation>

<operation id="1624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3854  %input_6_V_addr_20 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_6_V_addr_20"/></StgValue>
</operation>

<operation id="1625" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3855  %input_6_V_load_20 = load i18* %input_6_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_20"/></StgValue>
</operation>

<operation id="1626" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3857  %matrix_6_V_load_20 = load i18* %matrix_6_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_20"/></StgValue>
</operation>

<operation id="1627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3864  %input_6_V_addr_21 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_6_V_addr_21"/></StgValue>
</operation>

<operation id="1628" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3865  %input_6_V_load_21 = load i18* %input_6_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_21"/></StgValue>
</operation>

<operation id="1629" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4345  %input_7_V_load_18 = load i18* %input_7_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_18"/></StgValue>
</operation>

<operation id="1630" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4347  %matrix_7_V_load_18 = load i18* %matrix_7_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_18"/></StgValue>
</operation>

<operation id="1631" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4355  %input_7_V_load_19 = load i18* %input_7_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_19"/></StgValue>
</operation>

<operation id="1632" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4357  %matrix_7_V_load_19 = load i18* %matrix_7_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_19"/></StgValue>
</operation>

<operation id="1633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4364  %input_7_V_addr_20 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_7_V_addr_20"/></StgValue>
</operation>

<operation id="1634" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4365  %input_7_V_load_20 = load i18* %input_7_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_20"/></StgValue>
</operation>

<operation id="1635" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4367  %matrix_7_V_load_20 = load i18* %matrix_7_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_20"/></StgValue>
</operation>

<operation id="1636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4374  %input_7_V_addr_21 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_7_V_addr_21"/></StgValue>
</operation>

<operation id="1637" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4375  %input_7_V_load_21 = load i18* %input_7_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_21"/></StgValue>
</operation>

<operation id="1638" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4377  %matrix_7_V_load_21 = load i18* %matrix_7_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:69  %tmp_83_cast = zext i11 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="1640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:70  %matrix_0_V_addr_21 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_21"/></StgValue>
</operation>

<operation id="1641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:72  %tmp_84_cast = zext i11 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="1642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:73  %matrix_0_V_addr_22 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_22"/></StgValue>
</operation>

<operation id="1643" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:74  %tmp_77 = add i11 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1644" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:77  %tmp_78 = add i11 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:179  %matrix_1_V_addr_21 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_21"/></StgValue>
</operation>

<operation id="1646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:180  %matrix_1_V_addr_22 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_22"/></StgValue>
</operation>

<operation id="1647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:230  %matrix_2_V_addr_21 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_21"/></StgValue>
</operation>

<operation id="1648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:231  %matrix_2_V_addr_22 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_22"/></StgValue>
</operation>

<operation id="1649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:281  %matrix_3_V_addr_21 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_21"/></StgValue>
</operation>

<operation id="1650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:282  %matrix_3_V_addr_22 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_22"/></StgValue>
</operation>

<operation id="1651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:332  %matrix_4_V_addr_21 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_21"/></StgValue>
</operation>

<operation id="1652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:333  %matrix_4_V_addr_22 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_22"/></StgValue>
</operation>

<operation id="1653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:383  %matrix_5_V_addr_21 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_21"/></StgValue>
</operation>

<operation id="1654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:384  %matrix_5_V_addr_22 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_22"/></StgValue>
</operation>

<operation id="1655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:434  %matrix_6_V_addr_21 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_21"/></StgValue>
</operation>

<operation id="1656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:435  %matrix_6_V_addr_22 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_22"/></StgValue>
</operation>

<operation id="1657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:530  %tmp_135_cast = zext i11 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="1658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:531  %matrix_7_V_addr_22 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_22"/></StgValue>
</operation>

<operation id="1659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:533  %tmp_136_cast = zext i11 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="1660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:534  %matrix_7_V_addr_23 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_23"/></StgValue>
</operation>

<operation id="1661" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:535  %tmp_128 = add i11 %phi_mul2, 24

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1662" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:538  %tmp_129 = add i11 %phi_mul2, 25

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:731  %tmp_50_12 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_160, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="1664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:732  %tmp_51_12_cast = sext i36 %p_Val2_16_12 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_12_cast"/></StgValue>
</operation>

<operation id="1665" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:733  %p_Val2_17_12 = add i38 %tmp_50_12, %tmp_51_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_12"/></StgValue>
</operation>

<operation id="1666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:740  %tmp_161 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_12, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:741  %tmp_50_13 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_161, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="1668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:742  %tmp_51_13_cast = sext i36 %p_Val2_16_13 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_13_cast"/></StgValue>
</operation>

<operation id="1669" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:743  %p_Val2_17_13 = add i38 %tmp_50_13, %tmp_51_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_13"/></StgValue>
</operation>

<operation id="1670" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:749  %p_Val2_16_14 = mul nsw i36 %OP1_V_15, %OP2_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_16_14"/></StgValue>
</operation>

<operation id="1671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:750  %tmp_162 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_13, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1672" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:759  %p_Val2_16_15 = mul nsw i36 %OP1_V_16, %OP2_V_16

]]></Node>
<StgValue><ssdm name="p_Val2_16_15"/></StgValue>
</operation>

<operation id="1673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:766  %OP1_V_17 = sext i18 %input_0_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_17"/></StgValue>
</operation>

<operation id="1674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:768  %OP2_V_17 = sext i18 %matrix_0_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_17"/></StgValue>
</operation>

<operation id="1675" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:769  %p_Val2_16_16 = mul nsw i36 %OP1_V_17, %OP2_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_16_16"/></StgValue>
</operation>

<operation id="1676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:776  %OP1_V_18 = sext i18 %input_0_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_18"/></StgValue>
</operation>

<operation id="1677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:778  %OP2_V_18 = sext i18 %matrix_0_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_18"/></StgValue>
</operation>

<operation id="1678" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:779  %p_Val2_16_17 = mul nsw i36 %OP1_V_18, %OP2_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_16_17"/></StgValue>
</operation>

<operation id="1679" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:787  %matrix_0_V_load_19 = load i18* %matrix_0_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_19"/></StgValue>
</operation>

<operation id="1680" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:795  %input_0_V_load_20 = load i18* %input_0_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="1681" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:797  %matrix_0_V_load_20 = load i18* %matrix_0_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_20"/></StgValue>
</operation>

<operation id="1682" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:805  %input_0_V_load_21 = load i18* %input_0_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>

<operation id="1683" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:807  %matrix_0_V_load_21 = load i18* %matrix_0_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_21"/></StgValue>
</operation>

<operation id="1684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:814  %input_0_V_addr_22 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_0_V_addr_22"/></StgValue>
</operation>

<operation id="1685" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:815  %input_0_V_load_22 = load i18* %input_0_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="1686" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:817  %matrix_0_V_load_22 = load i18* %matrix_0_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_22"/></StgValue>
</operation>

<operation id="1687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:824  %input_0_V_addr_23 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_0_V_addr_23"/></StgValue>
</operation>

<operation id="1688" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:825  %input_0_V_load_23 = load i18* %input_0_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="1689" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1259  %p_Val2_16_65 = mul nsw i36 %OP1_V_65, %OP2_V_65

]]></Node>
<StgValue><ssdm name="p_Val2_16_65"/></StgValue>
</operation>

<operation id="1690" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1269  %p_Val2_16_66 = mul nsw i36 %OP1_V_66, %OP2_V_66

]]></Node>
<StgValue><ssdm name="p_Val2_16_66"/></StgValue>
</operation>

<operation id="1691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1276  %OP1_V_67 = sext i18 %input_1_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_67"/></StgValue>
</operation>

<operation id="1692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1278  %OP2_V_67 = sext i18 %matrix_1_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_67"/></StgValue>
</operation>

<operation id="1693" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1279  %p_Val2_16_67 = mul nsw i36 %OP1_V_67, %OP2_V_67

]]></Node>
<StgValue><ssdm name="p_Val2_16_67"/></StgValue>
</operation>

<operation id="1694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1286  %OP1_V_68 = sext i18 %input_1_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_68"/></StgValue>
</operation>

<operation id="1695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1288  %OP2_V_68 = sext i18 %matrix_1_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_68"/></StgValue>
</operation>

<operation id="1696" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1289  %p_Val2_16_68 = mul nsw i36 %OP1_V_68, %OP2_V_68

]]></Node>
<StgValue><ssdm name="p_Val2_16_68"/></StgValue>
</operation>

<operation id="1697" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1297  %matrix_1_V_load_19 = load i18* %matrix_1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_19"/></StgValue>
</operation>

<operation id="1698" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1305  %input_1_V_load_20 = load i18* %input_1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_20"/></StgValue>
</operation>

<operation id="1699" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1307  %matrix_1_V_load_20 = load i18* %matrix_1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_20"/></StgValue>
</operation>

<operation id="1700" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1315  %input_1_V_load_21 = load i18* %input_1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_21"/></StgValue>
</operation>

<operation id="1701" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1317  %matrix_1_V_load_21 = load i18* %matrix_1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_21"/></StgValue>
</operation>

<operation id="1702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1324  %input_1_V_addr_22 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_1_V_addr_22"/></StgValue>
</operation>

<operation id="1703" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1325  %input_1_V_load_22 = load i18* %input_1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_22"/></StgValue>
</operation>

<operation id="1704" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1327  %matrix_1_V_load_22 = load i18* %matrix_1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_22"/></StgValue>
</operation>

<operation id="1705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1334  %input_1_V_addr_23 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_1_V_addr_23"/></StgValue>
</operation>

<operation id="1706" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1335  %input_1_V_load_23 = load i18* %input_1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_23"/></StgValue>
</operation>

<operation id="1707" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1769  %p_Val2_16_116 = mul nsw i36 %OP1_V_116, %OP2_V_116

]]></Node>
<StgValue><ssdm name="p_Val2_16_116"/></StgValue>
</operation>

<operation id="1708" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1779  %p_Val2_16_117 = mul nsw i36 %OP1_V_117, %OP2_V_117

]]></Node>
<StgValue><ssdm name="p_Val2_16_117"/></StgValue>
</operation>

<operation id="1709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1786  %OP1_V_118 = sext i18 %input_2_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_118"/></StgValue>
</operation>

<operation id="1710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1788  %OP2_V_118 = sext i18 %matrix_2_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_118"/></StgValue>
</operation>

<operation id="1711" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1789  %p_Val2_16_118 = mul nsw i36 %OP1_V_118, %OP2_V_118

]]></Node>
<StgValue><ssdm name="p_Val2_16_118"/></StgValue>
</operation>

<operation id="1712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1796  %OP1_V_119 = sext i18 %input_2_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_119"/></StgValue>
</operation>

<operation id="1713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1798  %OP2_V_119 = sext i18 %matrix_2_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_119"/></StgValue>
</operation>

<operation id="1714" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1799  %p_Val2_16_119 = mul nsw i36 %OP1_V_119, %OP2_V_119

]]></Node>
<StgValue><ssdm name="p_Val2_16_119"/></StgValue>
</operation>

<operation id="1715" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1807  %matrix_2_V_load_19 = load i18* %matrix_2_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_19"/></StgValue>
</operation>

<operation id="1716" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1815  %input_2_V_load_20 = load i18* %input_2_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_20"/></StgValue>
</operation>

<operation id="1717" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1817  %matrix_2_V_load_20 = load i18* %matrix_2_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_20"/></StgValue>
</operation>

<operation id="1718" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1825  %input_2_V_load_21 = load i18* %input_2_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_21"/></StgValue>
</operation>

<operation id="1719" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1827  %matrix_2_V_load_21 = load i18* %matrix_2_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_21"/></StgValue>
</operation>

<operation id="1720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1834  %input_2_V_addr_22 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_2_V_addr_22"/></StgValue>
</operation>

<operation id="1721" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1835  %input_2_V_load_22 = load i18* %input_2_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_22"/></StgValue>
</operation>

<operation id="1722" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1837  %matrix_2_V_load_22 = load i18* %matrix_2_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_22"/></StgValue>
</operation>

<operation id="1723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1844  %input_2_V_addr_23 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_2_V_addr_23"/></StgValue>
</operation>

<operation id="1724" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1845  %input_2_V_load_23 = load i18* %input_2_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_23"/></StgValue>
</operation>

<operation id="1725" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2279  %p_Val2_16_167 = mul nsw i36 %OP1_V_167, %OP2_V_167

]]></Node>
<StgValue><ssdm name="p_Val2_16_167"/></StgValue>
</operation>

<operation id="1726" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2289  %p_Val2_16_168 = mul nsw i36 %OP1_V_168, %OP2_V_168

]]></Node>
<StgValue><ssdm name="p_Val2_16_168"/></StgValue>
</operation>

<operation id="1727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2296  %OP1_V_169 = sext i18 %input_3_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_169"/></StgValue>
</operation>

<operation id="1728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2298  %OP2_V_169 = sext i18 %matrix_3_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_169"/></StgValue>
</operation>

<operation id="1729" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2299  %p_Val2_16_169 = mul nsw i36 %OP1_V_169, %OP2_V_169

]]></Node>
<StgValue><ssdm name="p_Val2_16_169"/></StgValue>
</operation>

<operation id="1730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2306  %OP1_V_170 = sext i18 %input_3_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_170"/></StgValue>
</operation>

<operation id="1731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2308  %OP2_V_170 = sext i18 %matrix_3_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_170"/></StgValue>
</operation>

<operation id="1732" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2309  %p_Val2_16_170 = mul nsw i36 %OP1_V_170, %OP2_V_170

]]></Node>
<StgValue><ssdm name="p_Val2_16_170"/></StgValue>
</operation>

<operation id="1733" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2317  %matrix_3_V_load_19 = load i18* %matrix_3_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_19"/></StgValue>
</operation>

<operation id="1734" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2325  %input_3_V_load_20 = load i18* %input_3_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_20"/></StgValue>
</operation>

<operation id="1735" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2327  %matrix_3_V_load_20 = load i18* %matrix_3_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_20"/></StgValue>
</operation>

<operation id="1736" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2335  %input_3_V_load_21 = load i18* %input_3_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_21"/></StgValue>
</operation>

<operation id="1737" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2337  %matrix_3_V_load_21 = load i18* %matrix_3_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_21"/></StgValue>
</operation>

<operation id="1738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2344  %input_3_V_addr_22 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_3_V_addr_22"/></StgValue>
</operation>

<operation id="1739" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2345  %input_3_V_load_22 = load i18* %input_3_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_22"/></StgValue>
</operation>

<operation id="1740" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2347  %matrix_3_V_load_22 = load i18* %matrix_3_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_22"/></StgValue>
</operation>

<operation id="1741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2354  %input_3_V_addr_23 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_3_V_addr_23"/></StgValue>
</operation>

<operation id="1742" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2355  %input_3_V_load_23 = load i18* %input_3_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_23"/></StgValue>
</operation>

<operation id="1743" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2827  %matrix_4_V_load_19 = load i18* %matrix_4_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_19"/></StgValue>
</operation>

<operation id="1744" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2835  %input_4_V_load_20 = load i18* %input_4_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_20"/></StgValue>
</operation>

<operation id="1745" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2837  %matrix_4_V_load_20 = load i18* %matrix_4_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_20"/></StgValue>
</operation>

<operation id="1746" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2845  %input_4_V_load_21 = load i18* %input_4_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_21"/></StgValue>
</operation>

<operation id="1747" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2847  %matrix_4_V_load_21 = load i18* %matrix_4_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_21"/></StgValue>
</operation>

<operation id="1748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2854  %input_4_V_addr_22 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_4_V_addr_22"/></StgValue>
</operation>

<operation id="1749" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2855  %input_4_V_load_22 = load i18* %input_4_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_22"/></StgValue>
</operation>

<operation id="1750" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2857  %matrix_4_V_load_22 = load i18* %matrix_4_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_22"/></StgValue>
</operation>

<operation id="1751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2864  %input_4_V_addr_23 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_4_V_addr_23"/></StgValue>
</operation>

<operation id="1752" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2865  %input_4_V_load_23 = load i18* %input_4_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_23"/></StgValue>
</operation>

<operation id="1753" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3337  %matrix_5_V_load_19 = load i18* %matrix_5_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_19"/></StgValue>
</operation>

<operation id="1754" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3345  %input_5_V_load_20 = load i18* %input_5_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_20"/></StgValue>
</operation>

<operation id="1755" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3347  %matrix_5_V_load_20 = load i18* %matrix_5_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_20"/></StgValue>
</operation>

<operation id="1756" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3355  %input_5_V_load_21 = load i18* %input_5_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_21"/></StgValue>
</operation>

<operation id="1757" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3357  %matrix_5_V_load_21 = load i18* %matrix_5_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_21"/></StgValue>
</operation>

<operation id="1758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3364  %input_5_V_addr_22 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_5_V_addr_22"/></StgValue>
</operation>

<operation id="1759" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3365  %input_5_V_load_22 = load i18* %input_5_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_22"/></StgValue>
</operation>

<operation id="1760" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3367  %matrix_5_V_load_22 = load i18* %matrix_5_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_22"/></StgValue>
</operation>

<operation id="1761" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3374  %input_5_V_addr_23 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_5_V_addr_23"/></StgValue>
</operation>

<operation id="1762" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3375  %input_5_V_load_23 = load i18* %input_5_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_23"/></StgValue>
</operation>

<operation id="1763" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3847  %matrix_6_V_load_19 = load i18* %matrix_6_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_19"/></StgValue>
</operation>

<operation id="1764" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3855  %input_6_V_load_20 = load i18* %input_6_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_20"/></StgValue>
</operation>

<operation id="1765" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3857  %matrix_6_V_load_20 = load i18* %matrix_6_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_20"/></StgValue>
</operation>

<operation id="1766" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3865  %input_6_V_load_21 = load i18* %input_6_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_21"/></StgValue>
</operation>

<operation id="1767" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3867  %matrix_6_V_load_21 = load i18* %matrix_6_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_21"/></StgValue>
</operation>

<operation id="1768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3874  %input_6_V_addr_22 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_6_V_addr_22"/></StgValue>
</operation>

<operation id="1769" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3875  %input_6_V_load_22 = load i18* %input_6_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_22"/></StgValue>
</operation>

<operation id="1770" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3877  %matrix_6_V_load_22 = load i18* %matrix_6_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_22"/></StgValue>
</operation>

<operation id="1771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3884  %input_6_V_addr_23 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_6_V_addr_23"/></StgValue>
</operation>

<operation id="1772" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3885  %input_6_V_load_23 = load i18* %input_6_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_23"/></StgValue>
</operation>

<operation id="1773" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4365  %input_7_V_load_20 = load i18* %input_7_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_20"/></StgValue>
</operation>

<operation id="1774" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4367  %matrix_7_V_load_20 = load i18* %matrix_7_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_20"/></StgValue>
</operation>

<operation id="1775" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4375  %input_7_V_load_21 = load i18* %input_7_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_21"/></StgValue>
</operation>

<operation id="1776" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4377  %matrix_7_V_load_21 = load i18* %matrix_7_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_21"/></StgValue>
</operation>

<operation id="1777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4384  %input_7_V_addr_22 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_7_V_addr_22"/></StgValue>
</operation>

<operation id="1778" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4385  %input_7_V_load_22 = load i18* %input_7_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_22"/></StgValue>
</operation>

<operation id="1779" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4387  %matrix_7_V_load_22 = load i18* %matrix_7_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_22"/></StgValue>
</operation>

<operation id="1780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4394  %input_7_V_addr_23 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_7_V_addr_23"/></StgValue>
</operation>

<operation id="1781" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4395  %input_7_V_load_23 = load i18* %input_7_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_23"/></StgValue>
</operation>

<operation id="1782" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4397  %matrix_7_V_load_23 = load i18* %matrix_7_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:75  %tmp_85_cast = zext i11 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="1784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:76  %matrix_0_V_addr_23 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_23"/></StgValue>
</operation>

<operation id="1785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:78  %tmp_86_cast = zext i11 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="1786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:79  %matrix_0_V_addr_24 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_24"/></StgValue>
</operation>

<operation id="1787" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:80  %tmp_79 = add i11 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1788" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:83  %tmp_80 = add i11 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:181  %matrix_1_V_addr_23 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_23"/></StgValue>
</operation>

<operation id="1790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:182  %matrix_1_V_addr_24 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_24"/></StgValue>
</operation>

<operation id="1791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:232  %matrix_2_V_addr_23 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_23"/></StgValue>
</operation>

<operation id="1792" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:233  %matrix_2_V_addr_24 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_24"/></StgValue>
</operation>

<operation id="1793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:283  %matrix_3_V_addr_23 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_23"/></StgValue>
</operation>

<operation id="1794" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:284  %matrix_3_V_addr_24 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_24"/></StgValue>
</operation>

<operation id="1795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:334  %matrix_4_V_addr_23 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_23"/></StgValue>
</operation>

<operation id="1796" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:335  %matrix_4_V_addr_24 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_24"/></StgValue>
</operation>

<operation id="1797" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:385  %matrix_5_V_addr_23 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_23"/></StgValue>
</operation>

<operation id="1798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:386  %matrix_5_V_addr_24 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_24"/></StgValue>
</operation>

<operation id="1799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:436  %matrix_6_V_addr_23 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_23"/></StgValue>
</operation>

<operation id="1800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:437  %matrix_6_V_addr_24 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_24"/></StgValue>
</operation>

<operation id="1801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:536  %tmp_137_cast = zext i11 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="1802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:537  %matrix_7_V_addr_24 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_24"/></StgValue>
</operation>

<operation id="1803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:539  %tmp_138_cast = zext i11 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="1804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:540  %matrix_7_V_addr_25 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_25"/></StgValue>
</operation>

<operation id="1805" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:541  %tmp_130 = add i11 %phi_mul2, 26

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1806" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:544  %tmp_131 = add i11 %phi_mul2, 27

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:751  %tmp_50_14 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_162, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="1808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:752  %tmp_51_14_cast = sext i36 %p_Val2_16_14 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_14_cast"/></StgValue>
</operation>

<operation id="1809" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:753  %p_Val2_17_14 = add i38 %tmp_50_14, %tmp_51_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_14"/></StgValue>
</operation>

<operation id="1810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:760  %tmp_163 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_14, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:761  %tmp_50_15 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_163, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_15"/></StgValue>
</operation>

<operation id="1812" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:762  %tmp_51_15_cast = sext i36 %p_Val2_16_15 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_15_cast"/></StgValue>
</operation>

<operation id="1813" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:763  %p_Val2_17_15 = add i38 %tmp_50_15, %tmp_51_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_15"/></StgValue>
</operation>

<operation id="1814" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:769  %p_Val2_16_16 = mul nsw i36 %OP1_V_17, %OP2_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_16_16"/></StgValue>
</operation>

<operation id="1815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:770  %tmp_164 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_15, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1816" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:779  %p_Val2_16_17 = mul nsw i36 %OP1_V_18, %OP2_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_16_17"/></StgValue>
</operation>

<operation id="1817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:786  %OP1_V_19 = sext i18 %input_0_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_19"/></StgValue>
</operation>

<operation id="1818" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:788  %OP2_V_19 = sext i18 %matrix_0_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_19"/></StgValue>
</operation>

<operation id="1819" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:789  %p_Val2_16_18 = mul nsw i36 %OP1_V_19, %OP2_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_16_18"/></StgValue>
</operation>

<operation id="1820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:796  %OP1_V_20 = sext i18 %input_0_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_20"/></StgValue>
</operation>

<operation id="1821" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:798  %OP2_V_20 = sext i18 %matrix_0_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_20"/></StgValue>
</operation>

<operation id="1822" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:799  %p_Val2_16_19 = mul nsw i36 %OP1_V_20, %OP2_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_16_19"/></StgValue>
</operation>

<operation id="1823" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:807  %matrix_0_V_load_21 = load i18* %matrix_0_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_21"/></StgValue>
</operation>

<operation id="1824" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:815  %input_0_V_load_22 = load i18* %input_0_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="1825" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:817  %matrix_0_V_load_22 = load i18* %matrix_0_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_22"/></StgValue>
</operation>

<operation id="1826" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:825  %input_0_V_load_23 = load i18* %input_0_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="1827" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:827  %matrix_0_V_load_23 = load i18* %matrix_0_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_23"/></StgValue>
</operation>

<operation id="1828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:834  %input_0_V_addr_24 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_0_V_addr_24"/></StgValue>
</operation>

<operation id="1829" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:835  %input_0_V_load_24 = load i18* %input_0_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="1830" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:837  %matrix_0_V_load_24 = load i18* %matrix_0_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_24"/></StgValue>
</operation>

<operation id="1831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:844  %input_0_V_addr_25 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_0_V_addr_25"/></StgValue>
</operation>

<operation id="1832" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:845  %input_0_V_load_25 = load i18* %input_0_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="1833" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1279  %p_Val2_16_67 = mul nsw i36 %OP1_V_67, %OP2_V_67

]]></Node>
<StgValue><ssdm name="p_Val2_16_67"/></StgValue>
</operation>

<operation id="1834" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1289  %p_Val2_16_68 = mul nsw i36 %OP1_V_68, %OP2_V_68

]]></Node>
<StgValue><ssdm name="p_Val2_16_68"/></StgValue>
</operation>

<operation id="1835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1296  %OP1_V_69 = sext i18 %input_1_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_69"/></StgValue>
</operation>

<operation id="1836" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1298  %OP2_V_69 = sext i18 %matrix_1_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_69"/></StgValue>
</operation>

<operation id="1837" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1299  %p_Val2_16_69 = mul nsw i36 %OP1_V_69, %OP2_V_69

]]></Node>
<StgValue><ssdm name="p_Val2_16_69"/></StgValue>
</operation>

<operation id="1838" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1306  %OP1_V_70 = sext i18 %input_1_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_70"/></StgValue>
</operation>

<operation id="1839" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1308  %OP2_V_70 = sext i18 %matrix_1_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_70"/></StgValue>
</operation>

<operation id="1840" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1309  %p_Val2_16_70 = mul nsw i36 %OP1_V_70, %OP2_V_70

]]></Node>
<StgValue><ssdm name="p_Val2_16_70"/></StgValue>
</operation>

<operation id="1841" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1317  %matrix_1_V_load_21 = load i18* %matrix_1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_21"/></StgValue>
</operation>

<operation id="1842" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1325  %input_1_V_load_22 = load i18* %input_1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_22"/></StgValue>
</operation>

<operation id="1843" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1327  %matrix_1_V_load_22 = load i18* %matrix_1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_22"/></StgValue>
</operation>

<operation id="1844" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1335  %input_1_V_load_23 = load i18* %input_1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_23"/></StgValue>
</operation>

<operation id="1845" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1337  %matrix_1_V_load_23 = load i18* %matrix_1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_23"/></StgValue>
</operation>

<operation id="1846" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1344  %input_1_V_addr_24 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_1_V_addr_24"/></StgValue>
</operation>

<operation id="1847" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1345  %input_1_V_load_24 = load i18* %input_1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_24"/></StgValue>
</operation>

<operation id="1848" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1347  %matrix_1_V_load_24 = load i18* %matrix_1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_24"/></StgValue>
</operation>

<operation id="1849" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1354  %input_1_V_addr_25 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_1_V_addr_25"/></StgValue>
</operation>

<operation id="1850" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1355  %input_1_V_load_25 = load i18* %input_1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_25"/></StgValue>
</operation>

<operation id="1851" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1789  %p_Val2_16_118 = mul nsw i36 %OP1_V_118, %OP2_V_118

]]></Node>
<StgValue><ssdm name="p_Val2_16_118"/></StgValue>
</operation>

<operation id="1852" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1799  %p_Val2_16_119 = mul nsw i36 %OP1_V_119, %OP2_V_119

]]></Node>
<StgValue><ssdm name="p_Val2_16_119"/></StgValue>
</operation>

<operation id="1853" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1806  %OP1_V_120 = sext i18 %input_2_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_120"/></StgValue>
</operation>

<operation id="1854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1808  %OP2_V_120 = sext i18 %matrix_2_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_120"/></StgValue>
</operation>

<operation id="1855" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1809  %p_Val2_16_120 = mul nsw i36 %OP1_V_120, %OP2_V_120

]]></Node>
<StgValue><ssdm name="p_Val2_16_120"/></StgValue>
</operation>

<operation id="1856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1816  %OP1_V_121 = sext i18 %input_2_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_121"/></StgValue>
</operation>

<operation id="1857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1818  %OP2_V_121 = sext i18 %matrix_2_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_121"/></StgValue>
</operation>

<operation id="1858" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1819  %p_Val2_16_121 = mul nsw i36 %OP1_V_121, %OP2_V_121

]]></Node>
<StgValue><ssdm name="p_Val2_16_121"/></StgValue>
</operation>

<operation id="1859" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1827  %matrix_2_V_load_21 = load i18* %matrix_2_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_21"/></StgValue>
</operation>

<operation id="1860" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1835  %input_2_V_load_22 = load i18* %input_2_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_22"/></StgValue>
</operation>

<operation id="1861" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1837  %matrix_2_V_load_22 = load i18* %matrix_2_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_22"/></StgValue>
</operation>

<operation id="1862" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1845  %input_2_V_load_23 = load i18* %input_2_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_23"/></StgValue>
</operation>

<operation id="1863" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1847  %matrix_2_V_load_23 = load i18* %matrix_2_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_23"/></StgValue>
</operation>

<operation id="1864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1854  %input_2_V_addr_24 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_2_V_addr_24"/></StgValue>
</operation>

<operation id="1865" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1855  %input_2_V_load_24 = load i18* %input_2_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_24"/></StgValue>
</operation>

<operation id="1866" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1857  %matrix_2_V_load_24 = load i18* %matrix_2_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_24"/></StgValue>
</operation>

<operation id="1867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1864  %input_2_V_addr_25 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_2_V_addr_25"/></StgValue>
</operation>

<operation id="1868" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1865  %input_2_V_load_25 = load i18* %input_2_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_25"/></StgValue>
</operation>

<operation id="1869" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2299  %p_Val2_16_169 = mul nsw i36 %OP1_V_169, %OP2_V_169

]]></Node>
<StgValue><ssdm name="p_Val2_16_169"/></StgValue>
</operation>

<operation id="1870" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2309  %p_Val2_16_170 = mul nsw i36 %OP1_V_170, %OP2_V_170

]]></Node>
<StgValue><ssdm name="p_Val2_16_170"/></StgValue>
</operation>

<operation id="1871" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2316  %OP1_V_171 = sext i18 %input_3_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_171"/></StgValue>
</operation>

<operation id="1872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2318  %OP2_V_171 = sext i18 %matrix_3_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_171"/></StgValue>
</operation>

<operation id="1873" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2319  %p_Val2_16_171 = mul nsw i36 %OP1_V_171, %OP2_V_171

]]></Node>
<StgValue><ssdm name="p_Val2_16_171"/></StgValue>
</operation>

<operation id="1874" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2326  %OP1_V_172 = sext i18 %input_3_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_172"/></StgValue>
</operation>

<operation id="1875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2328  %OP2_V_172 = sext i18 %matrix_3_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_172"/></StgValue>
</operation>

<operation id="1876" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2329  %p_Val2_16_172 = mul nsw i36 %OP1_V_172, %OP2_V_172

]]></Node>
<StgValue><ssdm name="p_Val2_16_172"/></StgValue>
</operation>

<operation id="1877" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2337  %matrix_3_V_load_21 = load i18* %matrix_3_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_21"/></StgValue>
</operation>

<operation id="1878" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2345  %input_3_V_load_22 = load i18* %input_3_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_22"/></StgValue>
</operation>

<operation id="1879" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2347  %matrix_3_V_load_22 = load i18* %matrix_3_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_22"/></StgValue>
</operation>

<operation id="1880" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2355  %input_3_V_load_23 = load i18* %input_3_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_23"/></StgValue>
</operation>

<operation id="1881" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2357  %matrix_3_V_load_23 = load i18* %matrix_3_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_23"/></StgValue>
</operation>

<operation id="1882" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2364  %input_3_V_addr_24 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_3_V_addr_24"/></StgValue>
</operation>

<operation id="1883" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2365  %input_3_V_load_24 = load i18* %input_3_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_24"/></StgValue>
</operation>

<operation id="1884" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2367  %matrix_3_V_load_24 = load i18* %matrix_3_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_24"/></StgValue>
</operation>

<operation id="1885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2374  %input_3_V_addr_25 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_3_V_addr_25"/></StgValue>
</operation>

<operation id="1886" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2375  %input_3_V_load_25 = load i18* %input_3_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_25"/></StgValue>
</operation>

<operation id="1887" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2847  %matrix_4_V_load_21 = load i18* %matrix_4_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_21"/></StgValue>
</operation>

<operation id="1888" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2855  %input_4_V_load_22 = load i18* %input_4_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_22"/></StgValue>
</operation>

<operation id="1889" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2857  %matrix_4_V_load_22 = load i18* %matrix_4_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_22"/></StgValue>
</operation>

<operation id="1890" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2865  %input_4_V_load_23 = load i18* %input_4_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_23"/></StgValue>
</operation>

<operation id="1891" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2867  %matrix_4_V_load_23 = load i18* %matrix_4_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_23"/></StgValue>
</operation>

<operation id="1892" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2874  %input_4_V_addr_24 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_4_V_addr_24"/></StgValue>
</operation>

<operation id="1893" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2875  %input_4_V_load_24 = load i18* %input_4_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_24"/></StgValue>
</operation>

<operation id="1894" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2877  %matrix_4_V_load_24 = load i18* %matrix_4_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_24"/></StgValue>
</operation>

<operation id="1895" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2884  %input_4_V_addr_25 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_4_V_addr_25"/></StgValue>
</operation>

<operation id="1896" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2885  %input_4_V_load_25 = load i18* %input_4_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_25"/></StgValue>
</operation>

<operation id="1897" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3357  %matrix_5_V_load_21 = load i18* %matrix_5_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_21"/></StgValue>
</operation>

<operation id="1898" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3365  %input_5_V_load_22 = load i18* %input_5_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_22"/></StgValue>
</operation>

<operation id="1899" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3367  %matrix_5_V_load_22 = load i18* %matrix_5_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_22"/></StgValue>
</operation>

<operation id="1900" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3375  %input_5_V_load_23 = load i18* %input_5_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_23"/></StgValue>
</operation>

<operation id="1901" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3377  %matrix_5_V_load_23 = load i18* %matrix_5_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_23"/></StgValue>
</operation>

<operation id="1902" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3384  %input_5_V_addr_24 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_5_V_addr_24"/></StgValue>
</operation>

<operation id="1903" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3385  %input_5_V_load_24 = load i18* %input_5_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_24"/></StgValue>
</operation>

<operation id="1904" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3387  %matrix_5_V_load_24 = load i18* %matrix_5_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_24"/></StgValue>
</operation>

<operation id="1905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3394  %input_5_V_addr_25 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_5_V_addr_25"/></StgValue>
</operation>

<operation id="1906" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3395  %input_5_V_load_25 = load i18* %input_5_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_25"/></StgValue>
</operation>

<operation id="1907" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3867  %matrix_6_V_load_21 = load i18* %matrix_6_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_21"/></StgValue>
</operation>

<operation id="1908" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3875  %input_6_V_load_22 = load i18* %input_6_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_22"/></StgValue>
</operation>

<operation id="1909" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3877  %matrix_6_V_load_22 = load i18* %matrix_6_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_22"/></StgValue>
</operation>

<operation id="1910" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3885  %input_6_V_load_23 = load i18* %input_6_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_23"/></StgValue>
</operation>

<operation id="1911" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3887  %matrix_6_V_load_23 = load i18* %matrix_6_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_23"/></StgValue>
</operation>

<operation id="1912" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3894  %input_6_V_addr_24 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_6_V_addr_24"/></StgValue>
</operation>

<operation id="1913" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3895  %input_6_V_load_24 = load i18* %input_6_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_24"/></StgValue>
</operation>

<operation id="1914" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3897  %matrix_6_V_load_24 = load i18* %matrix_6_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_24"/></StgValue>
</operation>

<operation id="1915" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3904  %input_6_V_addr_25 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_6_V_addr_25"/></StgValue>
</operation>

<operation id="1916" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3905  %input_6_V_load_25 = load i18* %input_6_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_25"/></StgValue>
</operation>

<operation id="1917" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4385  %input_7_V_load_22 = load i18* %input_7_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_22"/></StgValue>
</operation>

<operation id="1918" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4387  %matrix_7_V_load_22 = load i18* %matrix_7_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_22"/></StgValue>
</operation>

<operation id="1919" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4395  %input_7_V_load_23 = load i18* %input_7_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_23"/></StgValue>
</operation>

<operation id="1920" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4397  %matrix_7_V_load_23 = load i18* %matrix_7_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_23"/></StgValue>
</operation>

<operation id="1921" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4404  %input_7_V_addr_24 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_7_V_addr_24"/></StgValue>
</operation>

<operation id="1922" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4405  %input_7_V_load_24 = load i18* %input_7_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_24"/></StgValue>
</operation>

<operation id="1923" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4407  %matrix_7_V_load_24 = load i18* %matrix_7_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_24"/></StgValue>
</operation>

<operation id="1924" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4414  %input_7_V_addr_25 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_7_V_addr_25"/></StgValue>
</operation>

<operation id="1925" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4415  %input_7_V_load_25 = load i18* %input_7_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_25"/></StgValue>
</operation>

<operation id="1926" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4417  %matrix_7_V_load_25 = load i18* %matrix_7_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1927" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:81  %tmp_87_cast = zext i11 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="1928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:82  %matrix_0_V_addr_25 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_25"/></StgValue>
</operation>

<operation id="1929" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:84  %tmp_88_cast = zext i11 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="1930" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:85  %matrix_0_V_addr_26 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_26"/></StgValue>
</operation>

<operation id="1931" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:86  %tmp_81 = add i11 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1932" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:89  %tmp_82 = add i11 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1933" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:183  %matrix_1_V_addr_25 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_25"/></StgValue>
</operation>

<operation id="1934" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:184  %matrix_1_V_addr_26 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_26"/></StgValue>
</operation>

<operation id="1935" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:234  %matrix_2_V_addr_25 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_25"/></StgValue>
</operation>

<operation id="1936" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:235  %matrix_2_V_addr_26 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_26"/></StgValue>
</operation>

<operation id="1937" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:285  %matrix_3_V_addr_25 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_25"/></StgValue>
</operation>

<operation id="1938" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:286  %matrix_3_V_addr_26 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_26"/></StgValue>
</operation>

<operation id="1939" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:336  %matrix_4_V_addr_25 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_25"/></StgValue>
</operation>

<operation id="1940" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:337  %matrix_4_V_addr_26 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_26"/></StgValue>
</operation>

<operation id="1941" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:387  %matrix_5_V_addr_25 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_25"/></StgValue>
</operation>

<operation id="1942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:388  %matrix_5_V_addr_26 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_26"/></StgValue>
</operation>

<operation id="1943" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:438  %matrix_6_V_addr_25 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_25"/></StgValue>
</operation>

<operation id="1944" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:439  %matrix_6_V_addr_26 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_26"/></StgValue>
</operation>

<operation id="1945" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:542  %tmp_139_cast = zext i11 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="1946" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:543  %matrix_7_V_addr_26 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_26"/></StgValue>
</operation>

<operation id="1947" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:545  %tmp_140_cast = zext i11 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:546  %matrix_7_V_addr_27 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_27"/></StgValue>
</operation>

<operation id="1949" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:547  %tmp_132 = add i11 %phi_mul2, 28

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1950" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:550  %tmp_133 = add i11 %phi_mul2, 29

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1951" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:771  %tmp_50_16 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_164, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_16"/></StgValue>
</operation>

<operation id="1952" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:772  %tmp_51_16_cast = sext i36 %p_Val2_16_16 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_16_cast"/></StgValue>
</operation>

<operation id="1953" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:773  %p_Val2_17_16 = add i38 %tmp_50_16, %tmp_51_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_16"/></StgValue>
</operation>

<operation id="1954" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:780  %tmp_165 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_16, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1955" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:781  %tmp_50_17 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_165, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_17"/></StgValue>
</operation>

<operation id="1956" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:782  %tmp_51_17_cast = sext i36 %p_Val2_16_17 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_17_cast"/></StgValue>
</operation>

<operation id="1957" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:783  %p_Val2_17_17 = add i38 %tmp_50_17, %tmp_51_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_17"/></StgValue>
</operation>

<operation id="1958" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:789  %p_Val2_16_18 = mul nsw i36 %OP1_V_19, %OP2_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_16_18"/></StgValue>
</operation>

<operation id="1959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:790  %tmp_166 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_17, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1960" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:799  %p_Val2_16_19 = mul nsw i36 %OP1_V_20, %OP2_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_16_19"/></StgValue>
</operation>

<operation id="1961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:806  %OP1_V_21 = sext i18 %input_0_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_21"/></StgValue>
</operation>

<operation id="1962" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:808  %OP2_V_21 = sext i18 %matrix_0_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_21"/></StgValue>
</operation>

<operation id="1963" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:809  %p_Val2_16_20 = mul nsw i36 %OP1_V_21, %OP2_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_16_20"/></StgValue>
</operation>

<operation id="1964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:816  %OP1_V_22 = sext i18 %input_0_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_22"/></StgValue>
</operation>

<operation id="1965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:818  %OP2_V_22 = sext i18 %matrix_0_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_22"/></StgValue>
</operation>

<operation id="1966" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:819  %p_Val2_16_21 = mul nsw i36 %OP1_V_22, %OP2_V_22

]]></Node>
<StgValue><ssdm name="p_Val2_16_21"/></StgValue>
</operation>

<operation id="1967" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:827  %matrix_0_V_load_23 = load i18* %matrix_0_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_23"/></StgValue>
</operation>

<operation id="1968" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:835  %input_0_V_load_24 = load i18* %input_0_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="1969" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:837  %matrix_0_V_load_24 = load i18* %matrix_0_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_24"/></StgValue>
</operation>

<operation id="1970" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:845  %input_0_V_load_25 = load i18* %input_0_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="1971" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:847  %matrix_0_V_load_25 = load i18* %matrix_0_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_25"/></StgValue>
</operation>

<operation id="1972" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:854  %input_0_V_addr_26 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_0_V_addr_26"/></StgValue>
</operation>

<operation id="1973" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:855  %input_0_V_load_26 = load i18* %input_0_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_26"/></StgValue>
</operation>

<operation id="1974" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:857  %matrix_0_V_load_26 = load i18* %matrix_0_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_26"/></StgValue>
</operation>

<operation id="1975" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:864  %input_0_V_addr_27 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_0_V_addr_27"/></StgValue>
</operation>

<operation id="1976" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:865  %input_0_V_load_27 = load i18* %input_0_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_27"/></StgValue>
</operation>

<operation id="1977" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1299  %p_Val2_16_69 = mul nsw i36 %OP1_V_69, %OP2_V_69

]]></Node>
<StgValue><ssdm name="p_Val2_16_69"/></StgValue>
</operation>

<operation id="1978" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1309  %p_Val2_16_70 = mul nsw i36 %OP1_V_70, %OP2_V_70

]]></Node>
<StgValue><ssdm name="p_Val2_16_70"/></StgValue>
</operation>

<operation id="1979" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1316  %OP1_V_71 = sext i18 %input_1_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_71"/></StgValue>
</operation>

<operation id="1980" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1318  %OP2_V_71 = sext i18 %matrix_1_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_71"/></StgValue>
</operation>

<operation id="1981" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1319  %p_Val2_16_71 = mul nsw i36 %OP1_V_71, %OP2_V_71

]]></Node>
<StgValue><ssdm name="p_Val2_16_71"/></StgValue>
</operation>

<operation id="1982" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1326  %OP1_V_72 = sext i18 %input_1_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_72"/></StgValue>
</operation>

<operation id="1983" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1328  %OP2_V_72 = sext i18 %matrix_1_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_72"/></StgValue>
</operation>

<operation id="1984" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1329  %p_Val2_16_72 = mul nsw i36 %OP1_V_72, %OP2_V_72

]]></Node>
<StgValue><ssdm name="p_Val2_16_72"/></StgValue>
</operation>

<operation id="1985" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1337  %matrix_1_V_load_23 = load i18* %matrix_1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_23"/></StgValue>
</operation>

<operation id="1986" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1345  %input_1_V_load_24 = load i18* %input_1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_24"/></StgValue>
</operation>

<operation id="1987" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1347  %matrix_1_V_load_24 = load i18* %matrix_1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_24"/></StgValue>
</operation>

<operation id="1988" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1355  %input_1_V_load_25 = load i18* %input_1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_25"/></StgValue>
</operation>

<operation id="1989" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1357  %matrix_1_V_load_25 = load i18* %matrix_1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_25"/></StgValue>
</operation>

<operation id="1990" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1364  %input_1_V_addr_26 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_1_V_addr_26"/></StgValue>
</operation>

<operation id="1991" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1365  %input_1_V_load_26 = load i18* %input_1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_26"/></StgValue>
</operation>

<operation id="1992" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1367  %matrix_1_V_load_26 = load i18* %matrix_1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_26"/></StgValue>
</operation>

<operation id="1993" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1374  %input_1_V_addr_27 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_1_V_addr_27"/></StgValue>
</operation>

<operation id="1994" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1375  %input_1_V_load_27 = load i18* %input_1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_27"/></StgValue>
</operation>

<operation id="1995" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1809  %p_Val2_16_120 = mul nsw i36 %OP1_V_120, %OP2_V_120

]]></Node>
<StgValue><ssdm name="p_Val2_16_120"/></StgValue>
</operation>

<operation id="1996" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1819  %p_Val2_16_121 = mul nsw i36 %OP1_V_121, %OP2_V_121

]]></Node>
<StgValue><ssdm name="p_Val2_16_121"/></StgValue>
</operation>

<operation id="1997" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1826  %OP1_V_122 = sext i18 %input_2_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_122"/></StgValue>
</operation>

<operation id="1998" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1828  %OP2_V_122 = sext i18 %matrix_2_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_122"/></StgValue>
</operation>

<operation id="1999" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1829  %p_Val2_16_122 = mul nsw i36 %OP1_V_122, %OP2_V_122

]]></Node>
<StgValue><ssdm name="p_Val2_16_122"/></StgValue>
</operation>

<operation id="2000" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1836  %OP1_V_123 = sext i18 %input_2_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_123"/></StgValue>
</operation>

<operation id="2001" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1838  %OP2_V_123 = sext i18 %matrix_2_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_123"/></StgValue>
</operation>

<operation id="2002" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1839  %p_Val2_16_123 = mul nsw i36 %OP1_V_123, %OP2_V_123

]]></Node>
<StgValue><ssdm name="p_Val2_16_123"/></StgValue>
</operation>

<operation id="2003" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1847  %matrix_2_V_load_23 = load i18* %matrix_2_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_23"/></StgValue>
</operation>

<operation id="2004" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1855  %input_2_V_load_24 = load i18* %input_2_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_24"/></StgValue>
</operation>

<operation id="2005" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1857  %matrix_2_V_load_24 = load i18* %matrix_2_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_24"/></StgValue>
</operation>

<operation id="2006" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1865  %input_2_V_load_25 = load i18* %input_2_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_25"/></StgValue>
</operation>

<operation id="2007" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1867  %matrix_2_V_load_25 = load i18* %matrix_2_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_25"/></StgValue>
</operation>

<operation id="2008" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1874  %input_2_V_addr_26 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_2_V_addr_26"/></StgValue>
</operation>

<operation id="2009" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1875  %input_2_V_load_26 = load i18* %input_2_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_26"/></StgValue>
</operation>

<operation id="2010" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1877  %matrix_2_V_load_26 = load i18* %matrix_2_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_26"/></StgValue>
</operation>

<operation id="2011" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1884  %input_2_V_addr_27 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_2_V_addr_27"/></StgValue>
</operation>

<operation id="2012" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1885  %input_2_V_load_27 = load i18* %input_2_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_27"/></StgValue>
</operation>

<operation id="2013" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2319  %p_Val2_16_171 = mul nsw i36 %OP1_V_171, %OP2_V_171

]]></Node>
<StgValue><ssdm name="p_Val2_16_171"/></StgValue>
</operation>

<operation id="2014" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2329  %p_Val2_16_172 = mul nsw i36 %OP1_V_172, %OP2_V_172

]]></Node>
<StgValue><ssdm name="p_Val2_16_172"/></StgValue>
</operation>

<operation id="2015" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2336  %OP1_V_173 = sext i18 %input_3_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_173"/></StgValue>
</operation>

<operation id="2016" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2338  %OP2_V_173 = sext i18 %matrix_3_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_173"/></StgValue>
</operation>

<operation id="2017" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2339  %p_Val2_16_173 = mul nsw i36 %OP1_V_173, %OP2_V_173

]]></Node>
<StgValue><ssdm name="p_Val2_16_173"/></StgValue>
</operation>

<operation id="2018" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2346  %OP1_V_174 = sext i18 %input_3_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_174"/></StgValue>
</operation>

<operation id="2019" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2348  %OP2_V_174 = sext i18 %matrix_3_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_174"/></StgValue>
</operation>

<operation id="2020" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2349  %p_Val2_16_174 = mul nsw i36 %OP1_V_174, %OP2_V_174

]]></Node>
<StgValue><ssdm name="p_Val2_16_174"/></StgValue>
</operation>

<operation id="2021" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2357  %matrix_3_V_load_23 = load i18* %matrix_3_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_23"/></StgValue>
</operation>

<operation id="2022" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2365  %input_3_V_load_24 = load i18* %input_3_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_24"/></StgValue>
</operation>

<operation id="2023" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2367  %matrix_3_V_load_24 = load i18* %matrix_3_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_24"/></StgValue>
</operation>

<operation id="2024" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2375  %input_3_V_load_25 = load i18* %input_3_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_25"/></StgValue>
</operation>

<operation id="2025" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2377  %matrix_3_V_load_25 = load i18* %matrix_3_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_25"/></StgValue>
</operation>

<operation id="2026" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2384  %input_3_V_addr_26 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_3_V_addr_26"/></StgValue>
</operation>

<operation id="2027" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2385  %input_3_V_load_26 = load i18* %input_3_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_26"/></StgValue>
</operation>

<operation id="2028" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2387  %matrix_3_V_load_26 = load i18* %matrix_3_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_26"/></StgValue>
</operation>

<operation id="2029" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2394  %input_3_V_addr_27 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_3_V_addr_27"/></StgValue>
</operation>

<operation id="2030" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2395  %input_3_V_load_27 = load i18* %input_3_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_27"/></StgValue>
</operation>

<operation id="2031" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2867  %matrix_4_V_load_23 = load i18* %matrix_4_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_23"/></StgValue>
</operation>

<operation id="2032" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2875  %input_4_V_load_24 = load i18* %input_4_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_24"/></StgValue>
</operation>

<operation id="2033" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2877  %matrix_4_V_load_24 = load i18* %matrix_4_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_24"/></StgValue>
</operation>

<operation id="2034" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2885  %input_4_V_load_25 = load i18* %input_4_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_25"/></StgValue>
</operation>

<operation id="2035" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2887  %matrix_4_V_load_25 = load i18* %matrix_4_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_25"/></StgValue>
</operation>

<operation id="2036" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2894  %input_4_V_addr_26 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_4_V_addr_26"/></StgValue>
</operation>

<operation id="2037" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2895  %input_4_V_load_26 = load i18* %input_4_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_26"/></StgValue>
</operation>

<operation id="2038" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2897  %matrix_4_V_load_26 = load i18* %matrix_4_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_26"/></StgValue>
</operation>

<operation id="2039" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2904  %input_4_V_addr_27 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_4_V_addr_27"/></StgValue>
</operation>

<operation id="2040" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2905  %input_4_V_load_27 = load i18* %input_4_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_27"/></StgValue>
</operation>

<operation id="2041" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3377  %matrix_5_V_load_23 = load i18* %matrix_5_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_23"/></StgValue>
</operation>

<operation id="2042" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3385  %input_5_V_load_24 = load i18* %input_5_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_24"/></StgValue>
</operation>

<operation id="2043" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3387  %matrix_5_V_load_24 = load i18* %matrix_5_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_24"/></StgValue>
</operation>

<operation id="2044" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3395  %input_5_V_load_25 = load i18* %input_5_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_25"/></StgValue>
</operation>

<operation id="2045" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3397  %matrix_5_V_load_25 = load i18* %matrix_5_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_25"/></StgValue>
</operation>

<operation id="2046" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3404  %input_5_V_addr_26 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_5_V_addr_26"/></StgValue>
</operation>

<operation id="2047" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3405  %input_5_V_load_26 = load i18* %input_5_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_26"/></StgValue>
</operation>

<operation id="2048" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3407  %matrix_5_V_load_26 = load i18* %matrix_5_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_26"/></StgValue>
</operation>

<operation id="2049" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3414  %input_5_V_addr_27 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_5_V_addr_27"/></StgValue>
</operation>

<operation id="2050" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3415  %input_5_V_load_27 = load i18* %input_5_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_27"/></StgValue>
</operation>

<operation id="2051" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3887  %matrix_6_V_load_23 = load i18* %matrix_6_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_23"/></StgValue>
</operation>

<operation id="2052" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3895  %input_6_V_load_24 = load i18* %input_6_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_24"/></StgValue>
</operation>

<operation id="2053" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3897  %matrix_6_V_load_24 = load i18* %matrix_6_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_24"/></StgValue>
</operation>

<operation id="2054" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3905  %input_6_V_load_25 = load i18* %input_6_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_25"/></StgValue>
</operation>

<operation id="2055" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3907  %matrix_6_V_load_25 = load i18* %matrix_6_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_25"/></StgValue>
</operation>

<operation id="2056" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3914  %input_6_V_addr_26 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_6_V_addr_26"/></StgValue>
</operation>

<operation id="2057" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3915  %input_6_V_load_26 = load i18* %input_6_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_26"/></StgValue>
</operation>

<operation id="2058" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3917  %matrix_6_V_load_26 = load i18* %matrix_6_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_26"/></StgValue>
</operation>

<operation id="2059" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3924  %input_6_V_addr_27 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_6_V_addr_27"/></StgValue>
</operation>

<operation id="2060" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3925  %input_6_V_load_27 = load i18* %input_6_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_27"/></StgValue>
</operation>

<operation id="2061" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4405  %input_7_V_load_24 = load i18* %input_7_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_24"/></StgValue>
</operation>

<operation id="2062" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4407  %matrix_7_V_load_24 = load i18* %matrix_7_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_24"/></StgValue>
</operation>

<operation id="2063" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4415  %input_7_V_load_25 = load i18* %input_7_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_25"/></StgValue>
</operation>

<operation id="2064" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4417  %matrix_7_V_load_25 = load i18* %matrix_7_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_25"/></StgValue>
</operation>

<operation id="2065" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4424  %input_7_V_addr_26 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_7_V_addr_26"/></StgValue>
</operation>

<operation id="2066" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4425  %input_7_V_load_26 = load i18* %input_7_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_26"/></StgValue>
</operation>

<operation id="2067" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4427  %matrix_7_V_load_26 = load i18* %matrix_7_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_26"/></StgValue>
</operation>

<operation id="2068" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4434  %input_7_V_addr_27 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_7_V_addr_27"/></StgValue>
</operation>

<operation id="2069" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4435  %input_7_V_load_27 = load i18* %input_7_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_27"/></StgValue>
</operation>

<operation id="2070" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4437  %matrix_7_V_load_27 = load i18* %matrix_7_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2071" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:87  %tmp_89_cast = zext i11 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="2072" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:88  %matrix_0_V_addr_27 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_27"/></StgValue>
</operation>

<operation id="2073" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:90  %tmp_90_cast = zext i11 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="2074" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:91  %matrix_0_V_addr_28 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_28"/></StgValue>
</operation>

<operation id="2075" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:92  %tmp_83 = add i11 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2076" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:95  %tmp_84 = add i11 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2077" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:185  %matrix_1_V_addr_27 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_27"/></StgValue>
</operation>

<operation id="2078" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:186  %matrix_1_V_addr_28 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_28"/></StgValue>
</operation>

<operation id="2079" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:236  %matrix_2_V_addr_27 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_27"/></StgValue>
</operation>

<operation id="2080" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:237  %matrix_2_V_addr_28 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_28"/></StgValue>
</operation>

<operation id="2081" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:287  %matrix_3_V_addr_27 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_27"/></StgValue>
</operation>

<operation id="2082" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:288  %matrix_3_V_addr_28 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_28"/></StgValue>
</operation>

<operation id="2083" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:338  %matrix_4_V_addr_27 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_27"/></StgValue>
</operation>

<operation id="2084" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:339  %matrix_4_V_addr_28 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_28"/></StgValue>
</operation>

<operation id="2085" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:389  %matrix_5_V_addr_27 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_27"/></StgValue>
</operation>

<operation id="2086" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:390  %matrix_5_V_addr_28 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_28"/></StgValue>
</operation>

<operation id="2087" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:440  %matrix_6_V_addr_27 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_27"/></StgValue>
</operation>

<operation id="2088" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:441  %matrix_6_V_addr_28 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_28"/></StgValue>
</operation>

<operation id="2089" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:548  %tmp_141_cast = zext i11 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="2090" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:549  %matrix_7_V_addr_28 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_28"/></StgValue>
</operation>

<operation id="2091" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:551  %tmp_142_cast = zext i11 %tmp_133 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="2092" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:552  %matrix_7_V_addr_29 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_29"/></StgValue>
</operation>

<operation id="2093" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:553  %tmp_134 = add i11 %phi_mul2, 30

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2094" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:556  %tmp_135 = add i11 %phi_mul2, 31

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2095" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:791  %tmp_50_18 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_166, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_18"/></StgValue>
</operation>

<operation id="2096" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:792  %tmp_51_18_cast = sext i36 %p_Val2_16_18 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_18_cast"/></StgValue>
</operation>

<operation id="2097" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:793  %p_Val2_17_18 = add i38 %tmp_50_18, %tmp_51_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_18"/></StgValue>
</operation>

<operation id="2098" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:800  %tmp_167 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_18, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2099" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:801  %tmp_50_19 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_167, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_19"/></StgValue>
</operation>

<operation id="2100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:802  %tmp_51_19_cast = sext i36 %p_Val2_16_19 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_19_cast"/></StgValue>
</operation>

<operation id="2101" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:803  %p_Val2_17_19 = add i38 %tmp_50_19, %tmp_51_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_19"/></StgValue>
</operation>

<operation id="2102" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:809  %p_Val2_16_20 = mul nsw i36 %OP1_V_21, %OP2_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_16_20"/></StgValue>
</operation>

<operation id="2103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:810  %tmp_168 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_19, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2104" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:819  %p_Val2_16_21 = mul nsw i36 %OP1_V_22, %OP2_V_22

]]></Node>
<StgValue><ssdm name="p_Val2_16_21"/></StgValue>
</operation>

<operation id="2105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:826  %OP1_V_23 = sext i18 %input_0_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_23"/></StgValue>
</operation>

<operation id="2106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:828  %OP2_V_23 = sext i18 %matrix_0_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_23"/></StgValue>
</operation>

<operation id="2107" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:829  %p_Val2_16_22 = mul nsw i36 %OP1_V_23, %OP2_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_16_22"/></StgValue>
</operation>

<operation id="2108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:836  %OP1_V_24 = sext i18 %input_0_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_24"/></StgValue>
</operation>

<operation id="2109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:838  %OP2_V_24 = sext i18 %matrix_0_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_24"/></StgValue>
</operation>

<operation id="2110" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:839  %p_Val2_16_23 = mul nsw i36 %OP1_V_24, %OP2_V_24

]]></Node>
<StgValue><ssdm name="p_Val2_16_23"/></StgValue>
</operation>

<operation id="2111" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:847  %matrix_0_V_load_25 = load i18* %matrix_0_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_25"/></StgValue>
</operation>

<operation id="2112" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:855  %input_0_V_load_26 = load i18* %input_0_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_26"/></StgValue>
</operation>

<operation id="2113" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:857  %matrix_0_V_load_26 = load i18* %matrix_0_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_26"/></StgValue>
</operation>

<operation id="2114" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:865  %input_0_V_load_27 = load i18* %input_0_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_27"/></StgValue>
</operation>

<operation id="2115" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:867  %matrix_0_V_load_27 = load i18* %matrix_0_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_27"/></StgValue>
</operation>

<operation id="2116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:874  %input_0_V_addr_28 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_0_V_addr_28"/></StgValue>
</operation>

<operation id="2117" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:875  %input_0_V_load_28 = load i18* %input_0_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_28"/></StgValue>
</operation>

<operation id="2118" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:877  %matrix_0_V_load_28 = load i18* %matrix_0_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_28"/></StgValue>
</operation>

<operation id="2119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:884  %input_0_V_addr_29 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_0_V_addr_29"/></StgValue>
</operation>

<operation id="2120" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:885  %input_0_V_load_29 = load i18* %input_0_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_29"/></StgValue>
</operation>

<operation id="2121" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1319  %p_Val2_16_71 = mul nsw i36 %OP1_V_71, %OP2_V_71

]]></Node>
<StgValue><ssdm name="p_Val2_16_71"/></StgValue>
</operation>

<operation id="2122" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1329  %p_Val2_16_72 = mul nsw i36 %OP1_V_72, %OP2_V_72

]]></Node>
<StgValue><ssdm name="p_Val2_16_72"/></StgValue>
</operation>

<operation id="2123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1336  %OP1_V_73 = sext i18 %input_1_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_73"/></StgValue>
</operation>

<operation id="2124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1338  %OP2_V_73 = sext i18 %matrix_1_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_73"/></StgValue>
</operation>

<operation id="2125" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1339  %p_Val2_16_73 = mul nsw i36 %OP1_V_73, %OP2_V_73

]]></Node>
<StgValue><ssdm name="p_Val2_16_73"/></StgValue>
</operation>

<operation id="2126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1346  %OP1_V_74 = sext i18 %input_1_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_74"/></StgValue>
</operation>

<operation id="2127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1348  %OP2_V_74 = sext i18 %matrix_1_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_74"/></StgValue>
</operation>

<operation id="2128" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1349  %p_Val2_16_74 = mul nsw i36 %OP1_V_74, %OP2_V_74

]]></Node>
<StgValue><ssdm name="p_Val2_16_74"/></StgValue>
</operation>

<operation id="2129" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1357  %matrix_1_V_load_25 = load i18* %matrix_1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_25"/></StgValue>
</operation>

<operation id="2130" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1365  %input_1_V_load_26 = load i18* %input_1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_26"/></StgValue>
</operation>

<operation id="2131" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1367  %matrix_1_V_load_26 = load i18* %matrix_1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_26"/></StgValue>
</operation>

<operation id="2132" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1375  %input_1_V_load_27 = load i18* %input_1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_27"/></StgValue>
</operation>

<operation id="2133" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1377  %matrix_1_V_load_27 = load i18* %matrix_1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_27"/></StgValue>
</operation>

<operation id="2134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1384  %input_1_V_addr_28 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_1_V_addr_28"/></StgValue>
</operation>

<operation id="2135" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1385  %input_1_V_load_28 = load i18* %input_1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_28"/></StgValue>
</operation>

<operation id="2136" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1387  %matrix_1_V_load_28 = load i18* %matrix_1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_28"/></StgValue>
</operation>

<operation id="2137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1394  %input_1_V_addr_29 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_1_V_addr_29"/></StgValue>
</operation>

<operation id="2138" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1395  %input_1_V_load_29 = load i18* %input_1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_29"/></StgValue>
</operation>

<operation id="2139" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1829  %p_Val2_16_122 = mul nsw i36 %OP1_V_122, %OP2_V_122

]]></Node>
<StgValue><ssdm name="p_Val2_16_122"/></StgValue>
</operation>

<operation id="2140" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1839  %p_Val2_16_123 = mul nsw i36 %OP1_V_123, %OP2_V_123

]]></Node>
<StgValue><ssdm name="p_Val2_16_123"/></StgValue>
</operation>

<operation id="2141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1846  %OP1_V_124 = sext i18 %input_2_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_124"/></StgValue>
</operation>

<operation id="2142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1848  %OP2_V_124 = sext i18 %matrix_2_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_124"/></StgValue>
</operation>

<operation id="2143" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1849  %p_Val2_16_124 = mul nsw i36 %OP1_V_124, %OP2_V_124

]]></Node>
<StgValue><ssdm name="p_Val2_16_124"/></StgValue>
</operation>

<operation id="2144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1856  %OP1_V_125 = sext i18 %input_2_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_125"/></StgValue>
</operation>

<operation id="2145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1858  %OP2_V_125 = sext i18 %matrix_2_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_125"/></StgValue>
</operation>

<operation id="2146" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1859  %p_Val2_16_125 = mul nsw i36 %OP1_V_125, %OP2_V_125

]]></Node>
<StgValue><ssdm name="p_Val2_16_125"/></StgValue>
</operation>

<operation id="2147" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1867  %matrix_2_V_load_25 = load i18* %matrix_2_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_25"/></StgValue>
</operation>

<operation id="2148" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1875  %input_2_V_load_26 = load i18* %input_2_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_26"/></StgValue>
</operation>

<operation id="2149" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1877  %matrix_2_V_load_26 = load i18* %matrix_2_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_26"/></StgValue>
</operation>

<operation id="2150" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1885  %input_2_V_load_27 = load i18* %input_2_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_27"/></StgValue>
</operation>

<operation id="2151" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1887  %matrix_2_V_load_27 = load i18* %matrix_2_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_27"/></StgValue>
</operation>

<operation id="2152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1894  %input_2_V_addr_28 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_2_V_addr_28"/></StgValue>
</operation>

<operation id="2153" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1895  %input_2_V_load_28 = load i18* %input_2_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_28"/></StgValue>
</operation>

<operation id="2154" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1897  %matrix_2_V_load_28 = load i18* %matrix_2_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_28"/></StgValue>
</operation>

<operation id="2155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1904  %input_2_V_addr_29 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_2_V_addr_29"/></StgValue>
</operation>

<operation id="2156" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1905  %input_2_V_load_29 = load i18* %input_2_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_29"/></StgValue>
</operation>

<operation id="2157" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2339  %p_Val2_16_173 = mul nsw i36 %OP1_V_173, %OP2_V_173

]]></Node>
<StgValue><ssdm name="p_Val2_16_173"/></StgValue>
</operation>

<operation id="2158" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2349  %p_Val2_16_174 = mul nsw i36 %OP1_V_174, %OP2_V_174

]]></Node>
<StgValue><ssdm name="p_Val2_16_174"/></StgValue>
</operation>

<operation id="2159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2356  %OP1_V_175 = sext i18 %input_3_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_175"/></StgValue>
</operation>

<operation id="2160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2358  %OP2_V_175 = sext i18 %matrix_3_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_175"/></StgValue>
</operation>

<operation id="2161" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2359  %p_Val2_16_175 = mul nsw i36 %OP1_V_175, %OP2_V_175

]]></Node>
<StgValue><ssdm name="p_Val2_16_175"/></StgValue>
</operation>

<operation id="2162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2366  %OP1_V_176 = sext i18 %input_3_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_176"/></StgValue>
</operation>

<operation id="2163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2368  %OP2_V_176 = sext i18 %matrix_3_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_176"/></StgValue>
</operation>

<operation id="2164" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2369  %p_Val2_16_176 = mul nsw i36 %OP1_V_176, %OP2_V_176

]]></Node>
<StgValue><ssdm name="p_Val2_16_176"/></StgValue>
</operation>

<operation id="2165" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2377  %matrix_3_V_load_25 = load i18* %matrix_3_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_25"/></StgValue>
</operation>

<operation id="2166" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2385  %input_3_V_load_26 = load i18* %input_3_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_26"/></StgValue>
</operation>

<operation id="2167" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2387  %matrix_3_V_load_26 = load i18* %matrix_3_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_26"/></StgValue>
</operation>

<operation id="2168" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2395  %input_3_V_load_27 = load i18* %input_3_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_27"/></StgValue>
</operation>

<operation id="2169" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2397  %matrix_3_V_load_27 = load i18* %matrix_3_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_27"/></StgValue>
</operation>

<operation id="2170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2404  %input_3_V_addr_28 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_3_V_addr_28"/></StgValue>
</operation>

<operation id="2171" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2405  %input_3_V_load_28 = load i18* %input_3_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_28"/></StgValue>
</operation>

<operation id="2172" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2407  %matrix_3_V_load_28 = load i18* %matrix_3_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_28"/></StgValue>
</operation>

<operation id="2173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2414  %input_3_V_addr_29 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_3_V_addr_29"/></StgValue>
</operation>

<operation id="2174" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2415  %input_3_V_load_29 = load i18* %input_3_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_29"/></StgValue>
</operation>

<operation id="2175" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2887  %matrix_4_V_load_25 = load i18* %matrix_4_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_25"/></StgValue>
</operation>

<operation id="2176" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2895  %input_4_V_load_26 = load i18* %input_4_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_26"/></StgValue>
</operation>

<operation id="2177" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2897  %matrix_4_V_load_26 = load i18* %matrix_4_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_26"/></StgValue>
</operation>

<operation id="2178" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2905  %input_4_V_load_27 = load i18* %input_4_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_27"/></StgValue>
</operation>

<operation id="2179" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2907  %matrix_4_V_load_27 = load i18* %matrix_4_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_27"/></StgValue>
</operation>

<operation id="2180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2914  %input_4_V_addr_28 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_4_V_addr_28"/></StgValue>
</operation>

<operation id="2181" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2915  %input_4_V_load_28 = load i18* %input_4_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_28"/></StgValue>
</operation>

<operation id="2182" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2917  %matrix_4_V_load_28 = load i18* %matrix_4_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_28"/></StgValue>
</operation>

<operation id="2183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2924  %input_4_V_addr_29 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_4_V_addr_29"/></StgValue>
</operation>

<operation id="2184" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2925  %input_4_V_load_29 = load i18* %input_4_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_29"/></StgValue>
</operation>

<operation id="2185" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3397  %matrix_5_V_load_25 = load i18* %matrix_5_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_25"/></StgValue>
</operation>

<operation id="2186" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3405  %input_5_V_load_26 = load i18* %input_5_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_26"/></StgValue>
</operation>

<operation id="2187" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3407  %matrix_5_V_load_26 = load i18* %matrix_5_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_26"/></StgValue>
</operation>

<operation id="2188" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3415  %input_5_V_load_27 = load i18* %input_5_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_27"/></StgValue>
</operation>

<operation id="2189" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3417  %matrix_5_V_load_27 = load i18* %matrix_5_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_27"/></StgValue>
</operation>

<operation id="2190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3424  %input_5_V_addr_28 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_5_V_addr_28"/></StgValue>
</operation>

<operation id="2191" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3425  %input_5_V_load_28 = load i18* %input_5_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_28"/></StgValue>
</operation>

<operation id="2192" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3427  %matrix_5_V_load_28 = load i18* %matrix_5_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_28"/></StgValue>
</operation>

<operation id="2193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3434  %input_5_V_addr_29 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_5_V_addr_29"/></StgValue>
</operation>

<operation id="2194" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3435  %input_5_V_load_29 = load i18* %input_5_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_29"/></StgValue>
</operation>

<operation id="2195" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3907  %matrix_6_V_load_25 = load i18* %matrix_6_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_25"/></StgValue>
</operation>

<operation id="2196" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3915  %input_6_V_load_26 = load i18* %input_6_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_26"/></StgValue>
</operation>

<operation id="2197" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3917  %matrix_6_V_load_26 = load i18* %matrix_6_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_26"/></StgValue>
</operation>

<operation id="2198" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3925  %input_6_V_load_27 = load i18* %input_6_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_27"/></StgValue>
</operation>

<operation id="2199" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3927  %matrix_6_V_load_27 = load i18* %matrix_6_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_27"/></StgValue>
</operation>

<operation id="2200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3934  %input_6_V_addr_28 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_6_V_addr_28"/></StgValue>
</operation>

<operation id="2201" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3935  %input_6_V_load_28 = load i18* %input_6_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_28"/></StgValue>
</operation>

<operation id="2202" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3937  %matrix_6_V_load_28 = load i18* %matrix_6_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_28"/></StgValue>
</operation>

<operation id="2203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3944  %input_6_V_addr_29 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_6_V_addr_29"/></StgValue>
</operation>

<operation id="2204" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3945  %input_6_V_load_29 = load i18* %input_6_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_29"/></StgValue>
</operation>

<operation id="2205" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4425  %input_7_V_load_26 = load i18* %input_7_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_26"/></StgValue>
</operation>

<operation id="2206" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4427  %matrix_7_V_load_26 = load i18* %matrix_7_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_26"/></StgValue>
</operation>

<operation id="2207" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4435  %input_7_V_load_27 = load i18* %input_7_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_27"/></StgValue>
</operation>

<operation id="2208" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4437  %matrix_7_V_load_27 = load i18* %matrix_7_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_27"/></StgValue>
</operation>

<operation id="2209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4444  %input_7_V_addr_28 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_7_V_addr_28"/></StgValue>
</operation>

<operation id="2210" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4445  %input_7_V_load_28 = load i18* %input_7_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_28"/></StgValue>
</operation>

<operation id="2211" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4447  %matrix_7_V_load_28 = load i18* %matrix_7_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_28"/></StgValue>
</operation>

<operation id="2212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4454  %input_7_V_addr_29 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_7_V_addr_29"/></StgValue>
</operation>

<operation id="2213" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4455  %input_7_V_load_29 = load i18* %input_7_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_29"/></StgValue>
</operation>

<operation id="2214" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4457  %matrix_7_V_load_29 = load i18* %matrix_7_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:93  %tmp_91_cast = zext i11 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="2216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:94  %matrix_0_V_addr_29 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_29"/></StgValue>
</operation>

<operation id="2217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:96  %tmp_92_cast = zext i11 %tmp_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="2218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:97  %matrix_0_V_addr_30 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_30"/></StgValue>
</operation>

<operation id="2219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:98  %tmp_85 = add i11 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2220" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:101  %tmp_86 = add i11 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:187  %matrix_1_V_addr_29 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_29"/></StgValue>
</operation>

<operation id="2222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:188  %matrix_1_V_addr_30 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_30"/></StgValue>
</operation>

<operation id="2223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:238  %matrix_2_V_addr_29 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_29"/></StgValue>
</operation>

<operation id="2224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:239  %matrix_2_V_addr_30 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_30"/></StgValue>
</operation>

<operation id="2225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:289  %matrix_3_V_addr_29 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_29"/></StgValue>
</operation>

<operation id="2226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:290  %matrix_3_V_addr_30 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_30"/></StgValue>
</operation>

<operation id="2227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:340  %matrix_4_V_addr_29 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_29"/></StgValue>
</operation>

<operation id="2228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:341  %matrix_4_V_addr_30 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_30"/></StgValue>
</operation>

<operation id="2229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:391  %matrix_5_V_addr_29 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_29"/></StgValue>
</operation>

<operation id="2230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:392  %matrix_5_V_addr_30 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_30"/></StgValue>
</operation>

<operation id="2231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:442  %matrix_6_V_addr_29 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_29"/></StgValue>
</operation>

<operation id="2232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:443  %matrix_6_V_addr_30 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_30"/></StgValue>
</operation>

<operation id="2233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:554  %tmp_143_cast = zext i11 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="2234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:555  %matrix_7_V_addr_30 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_30"/></StgValue>
</operation>

<operation id="2235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:557  %tmp_144_cast = zext i11 %tmp_135 to i64

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="2236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:558  %matrix_7_V_addr_31 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_31"/></StgValue>
</operation>

<operation id="2237" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:559  %tmp_136 = add i11 %phi_mul2, 32

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2238" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:562  %tmp_137 = add i11 %phi_mul2, 33

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:811  %tmp_50_20 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_168, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_20"/></StgValue>
</operation>

<operation id="2240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:812  %tmp_51_20_cast = sext i36 %p_Val2_16_20 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_20_cast"/></StgValue>
</operation>

<operation id="2241" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:813  %p_Val2_17_20 = add i38 %tmp_50_20, %tmp_51_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_20"/></StgValue>
</operation>

<operation id="2242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:820  %tmp_169 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_20, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:821  %tmp_50_21 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_169, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_21"/></StgValue>
</operation>

<operation id="2244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:822  %tmp_51_21_cast = sext i36 %p_Val2_16_21 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_21_cast"/></StgValue>
</operation>

<operation id="2245" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:823  %p_Val2_17_21 = add i38 %tmp_50_21, %tmp_51_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_21"/></StgValue>
</operation>

<operation id="2246" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:829  %p_Val2_16_22 = mul nsw i36 %OP1_V_23, %OP2_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_16_22"/></StgValue>
</operation>

<operation id="2247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:830  %tmp_170 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_21, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2248" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:839  %p_Val2_16_23 = mul nsw i36 %OP1_V_24, %OP2_V_24

]]></Node>
<StgValue><ssdm name="p_Val2_16_23"/></StgValue>
</operation>

<operation id="2249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:846  %OP1_V_s = sext i18 %input_0_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="2250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:848  %OP2_V_s = sext i18 %matrix_0_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="2251" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:849  %p_Val2_16_24 = mul nsw i36 %OP1_V_s, %OP2_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_16_24"/></StgValue>
</operation>

<operation id="2252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:856  %OP1_V_25 = sext i18 %input_0_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_25"/></StgValue>
</operation>

<operation id="2253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:858  %OP2_V_25 = sext i18 %matrix_0_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_25"/></StgValue>
</operation>

<operation id="2254" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:859  %p_Val2_16_25 = mul nsw i36 %OP1_V_25, %OP2_V_25

]]></Node>
<StgValue><ssdm name="p_Val2_16_25"/></StgValue>
</operation>

<operation id="2255" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:867  %matrix_0_V_load_27 = load i18* %matrix_0_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_27"/></StgValue>
</operation>

<operation id="2256" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:875  %input_0_V_load_28 = load i18* %input_0_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_28"/></StgValue>
</operation>

<operation id="2257" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:877  %matrix_0_V_load_28 = load i18* %matrix_0_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_28"/></StgValue>
</operation>

<operation id="2258" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:885  %input_0_V_load_29 = load i18* %input_0_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_29"/></StgValue>
</operation>

<operation id="2259" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:887  %matrix_0_V_load_29 = load i18* %matrix_0_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_29"/></StgValue>
</operation>

<operation id="2260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:894  %input_0_V_addr_30 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_0_V_addr_30"/></StgValue>
</operation>

<operation id="2261" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:895  %input_0_V_load_30 = load i18* %input_0_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_30"/></StgValue>
</operation>

<operation id="2262" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:897  %matrix_0_V_load_30 = load i18* %matrix_0_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_30"/></StgValue>
</operation>

<operation id="2263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:904  %input_0_V_addr_31 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_0_V_addr_31"/></StgValue>
</operation>

<operation id="2264" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:905  %input_0_V_load_31 = load i18* %input_0_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_31"/></StgValue>
</operation>

<operation id="2265" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1339  %p_Val2_16_73 = mul nsw i36 %OP1_V_73, %OP2_V_73

]]></Node>
<StgValue><ssdm name="p_Val2_16_73"/></StgValue>
</operation>

<operation id="2266" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1349  %p_Val2_16_74 = mul nsw i36 %OP1_V_74, %OP2_V_74

]]></Node>
<StgValue><ssdm name="p_Val2_16_74"/></StgValue>
</operation>

<operation id="2267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1356  %OP1_V_75 = sext i18 %input_1_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_75"/></StgValue>
</operation>

<operation id="2268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1358  %OP2_V_75 = sext i18 %matrix_1_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_75"/></StgValue>
</operation>

<operation id="2269" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1359  %p_Val2_16_75 = mul nsw i36 %OP1_V_75, %OP2_V_75

]]></Node>
<StgValue><ssdm name="p_Val2_16_75"/></StgValue>
</operation>

<operation id="2270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1366  %OP1_V_76 = sext i18 %input_1_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_76"/></StgValue>
</operation>

<operation id="2271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1368  %OP2_V_76 = sext i18 %matrix_1_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_76"/></StgValue>
</operation>

<operation id="2272" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1369  %p_Val2_16_76 = mul nsw i36 %OP1_V_76, %OP2_V_76

]]></Node>
<StgValue><ssdm name="p_Val2_16_76"/></StgValue>
</operation>

<operation id="2273" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1377  %matrix_1_V_load_27 = load i18* %matrix_1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_27"/></StgValue>
</operation>

<operation id="2274" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1385  %input_1_V_load_28 = load i18* %input_1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_28"/></StgValue>
</operation>

<operation id="2275" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1387  %matrix_1_V_load_28 = load i18* %matrix_1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_28"/></StgValue>
</operation>

<operation id="2276" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1395  %input_1_V_load_29 = load i18* %input_1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_29"/></StgValue>
</operation>

<operation id="2277" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1397  %matrix_1_V_load_29 = load i18* %matrix_1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_29"/></StgValue>
</operation>

<operation id="2278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1404  %input_1_V_addr_30 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_1_V_addr_30"/></StgValue>
</operation>

<operation id="2279" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1405  %input_1_V_load_30 = load i18* %input_1_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_30"/></StgValue>
</operation>

<operation id="2280" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1407  %matrix_1_V_load_30 = load i18* %matrix_1_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_30"/></StgValue>
</operation>

<operation id="2281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1414  %input_1_V_addr_31 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_1_V_addr_31"/></StgValue>
</operation>

<operation id="2282" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1415  %input_1_V_load_31 = load i18* %input_1_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_31"/></StgValue>
</operation>

<operation id="2283" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1849  %p_Val2_16_124 = mul nsw i36 %OP1_V_124, %OP2_V_124

]]></Node>
<StgValue><ssdm name="p_Val2_16_124"/></StgValue>
</operation>

<operation id="2284" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1859  %p_Val2_16_125 = mul nsw i36 %OP1_V_125, %OP2_V_125

]]></Node>
<StgValue><ssdm name="p_Val2_16_125"/></StgValue>
</operation>

<operation id="2285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1866  %OP1_V_126 = sext i18 %input_2_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_126"/></StgValue>
</operation>

<operation id="2286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1868  %OP2_V_126 = sext i18 %matrix_2_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_126"/></StgValue>
</operation>

<operation id="2287" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1869  %p_Val2_16_126 = mul nsw i36 %OP1_V_126, %OP2_V_126

]]></Node>
<StgValue><ssdm name="p_Val2_16_126"/></StgValue>
</operation>

<operation id="2288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1876  %OP1_V_127 = sext i18 %input_2_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_127"/></StgValue>
</operation>

<operation id="2289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1878  %OP2_V_127 = sext i18 %matrix_2_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_127"/></StgValue>
</operation>

<operation id="2290" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1879  %p_Val2_16_127 = mul nsw i36 %OP1_V_127, %OP2_V_127

]]></Node>
<StgValue><ssdm name="p_Val2_16_127"/></StgValue>
</operation>

<operation id="2291" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1887  %matrix_2_V_load_27 = load i18* %matrix_2_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_27"/></StgValue>
</operation>

<operation id="2292" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1895  %input_2_V_load_28 = load i18* %input_2_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_28"/></StgValue>
</operation>

<operation id="2293" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1897  %matrix_2_V_load_28 = load i18* %matrix_2_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_28"/></StgValue>
</operation>

<operation id="2294" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1905  %input_2_V_load_29 = load i18* %input_2_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_29"/></StgValue>
</operation>

<operation id="2295" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1907  %matrix_2_V_load_29 = load i18* %matrix_2_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_29"/></StgValue>
</operation>

<operation id="2296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1914  %input_2_V_addr_30 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_2_V_addr_30"/></StgValue>
</operation>

<operation id="2297" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1915  %input_2_V_load_30 = load i18* %input_2_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_30"/></StgValue>
</operation>

<operation id="2298" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1917  %matrix_2_V_load_30 = load i18* %matrix_2_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_30"/></StgValue>
</operation>

<operation id="2299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1924  %input_2_V_addr_31 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_2_V_addr_31"/></StgValue>
</operation>

<operation id="2300" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1925  %input_2_V_load_31 = load i18* %input_2_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_31"/></StgValue>
</operation>

<operation id="2301" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2359  %p_Val2_16_175 = mul nsw i36 %OP1_V_175, %OP2_V_175

]]></Node>
<StgValue><ssdm name="p_Val2_16_175"/></StgValue>
</operation>

<operation id="2302" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2369  %p_Val2_16_176 = mul nsw i36 %OP1_V_176, %OP2_V_176

]]></Node>
<StgValue><ssdm name="p_Val2_16_176"/></StgValue>
</operation>

<operation id="2303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2376  %OP1_V_177 = sext i18 %input_3_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_177"/></StgValue>
</operation>

<operation id="2304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2378  %OP2_V_177 = sext i18 %matrix_3_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_177"/></StgValue>
</operation>

<operation id="2305" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2379  %p_Val2_16_177 = mul nsw i36 %OP1_V_177, %OP2_V_177

]]></Node>
<StgValue><ssdm name="p_Val2_16_177"/></StgValue>
</operation>

<operation id="2306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2386  %OP1_V_178 = sext i18 %input_3_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_178"/></StgValue>
</operation>

<operation id="2307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2388  %OP2_V_178 = sext i18 %matrix_3_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_178"/></StgValue>
</operation>

<operation id="2308" st_id="17" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2389  %p_Val2_16_178 = mul nsw i36 %OP1_V_178, %OP2_V_178

]]></Node>
<StgValue><ssdm name="p_Val2_16_178"/></StgValue>
</operation>

<operation id="2309" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2397  %matrix_3_V_load_27 = load i18* %matrix_3_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_27"/></StgValue>
</operation>

<operation id="2310" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2405  %input_3_V_load_28 = load i18* %input_3_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_28"/></StgValue>
</operation>

<operation id="2311" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2407  %matrix_3_V_load_28 = load i18* %matrix_3_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_28"/></StgValue>
</operation>

<operation id="2312" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2415  %input_3_V_load_29 = load i18* %input_3_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_29"/></StgValue>
</operation>

<operation id="2313" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2417  %matrix_3_V_load_29 = load i18* %matrix_3_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_29"/></StgValue>
</operation>

<operation id="2314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2424  %input_3_V_addr_30 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_3_V_addr_30"/></StgValue>
</operation>

<operation id="2315" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2425  %input_3_V_load_30 = load i18* %input_3_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_30"/></StgValue>
</operation>

<operation id="2316" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2427  %matrix_3_V_load_30 = load i18* %matrix_3_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_30"/></StgValue>
</operation>

<operation id="2317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2434  %input_3_V_addr_31 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_3_V_addr_31"/></StgValue>
</operation>

<operation id="2318" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2435  %input_3_V_load_31 = load i18* %input_3_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_31"/></StgValue>
</operation>

<operation id="2319" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2907  %matrix_4_V_load_27 = load i18* %matrix_4_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_27"/></StgValue>
</operation>

<operation id="2320" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2915  %input_4_V_load_28 = load i18* %input_4_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_28"/></StgValue>
</operation>

<operation id="2321" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2917  %matrix_4_V_load_28 = load i18* %matrix_4_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_28"/></StgValue>
</operation>

<operation id="2322" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2925  %input_4_V_load_29 = load i18* %input_4_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_29"/></StgValue>
</operation>

<operation id="2323" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2927  %matrix_4_V_load_29 = load i18* %matrix_4_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_29"/></StgValue>
</operation>

<operation id="2324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2934  %input_4_V_addr_30 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_4_V_addr_30"/></StgValue>
</operation>

<operation id="2325" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2935  %input_4_V_load_30 = load i18* %input_4_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_30"/></StgValue>
</operation>

<operation id="2326" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2937  %matrix_4_V_load_30 = load i18* %matrix_4_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_30"/></StgValue>
</operation>

<operation id="2327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2944  %input_4_V_addr_31 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_4_V_addr_31"/></StgValue>
</operation>

<operation id="2328" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2945  %input_4_V_load_31 = load i18* %input_4_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_31"/></StgValue>
</operation>

<operation id="2329" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3417  %matrix_5_V_load_27 = load i18* %matrix_5_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_27"/></StgValue>
</operation>

<operation id="2330" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3425  %input_5_V_load_28 = load i18* %input_5_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_28"/></StgValue>
</operation>

<operation id="2331" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3427  %matrix_5_V_load_28 = load i18* %matrix_5_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_28"/></StgValue>
</operation>

<operation id="2332" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3435  %input_5_V_load_29 = load i18* %input_5_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_29"/></StgValue>
</operation>

<operation id="2333" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3437  %matrix_5_V_load_29 = load i18* %matrix_5_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_29"/></StgValue>
</operation>

<operation id="2334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3444  %input_5_V_addr_30 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_5_V_addr_30"/></StgValue>
</operation>

<operation id="2335" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3445  %input_5_V_load_30 = load i18* %input_5_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_30"/></StgValue>
</operation>

<operation id="2336" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3447  %matrix_5_V_load_30 = load i18* %matrix_5_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_30"/></StgValue>
</operation>

<operation id="2337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3454  %input_5_V_addr_31 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_5_V_addr_31"/></StgValue>
</operation>

<operation id="2338" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3455  %input_5_V_load_31 = load i18* %input_5_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_31"/></StgValue>
</operation>

<operation id="2339" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3927  %matrix_6_V_load_27 = load i18* %matrix_6_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_27"/></StgValue>
</operation>

<operation id="2340" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3935  %input_6_V_load_28 = load i18* %input_6_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_28"/></StgValue>
</operation>

<operation id="2341" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3937  %matrix_6_V_load_28 = load i18* %matrix_6_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_28"/></StgValue>
</operation>

<operation id="2342" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3945  %input_6_V_load_29 = load i18* %input_6_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_29"/></StgValue>
</operation>

<operation id="2343" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3947  %matrix_6_V_load_29 = load i18* %matrix_6_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_29"/></StgValue>
</operation>

<operation id="2344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3954  %input_6_V_addr_30 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_6_V_addr_30"/></StgValue>
</operation>

<operation id="2345" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3955  %input_6_V_load_30 = load i18* %input_6_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_30"/></StgValue>
</operation>

<operation id="2346" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3957  %matrix_6_V_load_30 = load i18* %matrix_6_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_30"/></StgValue>
</operation>

<operation id="2347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3964  %input_6_V_addr_31 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_6_V_addr_31"/></StgValue>
</operation>

<operation id="2348" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3965  %input_6_V_load_31 = load i18* %input_6_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_31"/></StgValue>
</operation>

<operation id="2349" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4445  %input_7_V_load_28 = load i18* %input_7_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_28"/></StgValue>
</operation>

<operation id="2350" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4447  %matrix_7_V_load_28 = load i18* %matrix_7_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_28"/></StgValue>
</operation>

<operation id="2351" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4455  %input_7_V_load_29 = load i18* %input_7_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_29"/></StgValue>
</operation>

<operation id="2352" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4457  %matrix_7_V_load_29 = load i18* %matrix_7_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_29"/></StgValue>
</operation>

<operation id="2353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4464  %input_7_V_addr_30 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_7_V_addr_30"/></StgValue>
</operation>

<operation id="2354" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4465  %input_7_V_load_30 = load i18* %input_7_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_30"/></StgValue>
</operation>

<operation id="2355" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4467  %matrix_7_V_load_30 = load i18* %matrix_7_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_30"/></StgValue>
</operation>

<operation id="2356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4474  %input_7_V_addr_31 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_7_V_addr_31"/></StgValue>
</operation>

<operation id="2357" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4475  %input_7_V_load_31 = load i18* %input_7_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_31"/></StgValue>
</operation>

<operation id="2358" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4477  %matrix_7_V_load_31 = load i18* %matrix_7_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:99  %tmp_93_cast = zext i11 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="2360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:100  %matrix_0_V_addr_31 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_31"/></StgValue>
</operation>

<operation id="2361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:102  %tmp_94_cast = zext i11 %tmp_86 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="2362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:103  %matrix_0_V_addr_32 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_32"/></StgValue>
</operation>

<operation id="2363" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:104  %tmp_87 = add i11 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2364" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:107  %tmp_88 = add i11 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:189  %matrix_1_V_addr_31 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_31"/></StgValue>
</operation>

<operation id="2366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:190  %matrix_1_V_addr_32 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_32"/></StgValue>
</operation>

<operation id="2367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:240  %matrix_2_V_addr_31 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_31"/></StgValue>
</operation>

<operation id="2368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:241  %matrix_2_V_addr_32 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_32"/></StgValue>
</operation>

<operation id="2369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:291  %matrix_3_V_addr_31 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_31"/></StgValue>
</operation>

<operation id="2370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:292  %matrix_3_V_addr_32 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_32"/></StgValue>
</operation>

<operation id="2371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:342  %matrix_4_V_addr_31 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_31"/></StgValue>
</operation>

<operation id="2372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:343  %matrix_4_V_addr_32 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_32"/></StgValue>
</operation>

<operation id="2373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:393  %matrix_5_V_addr_31 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_31"/></StgValue>
</operation>

<operation id="2374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:394  %matrix_5_V_addr_32 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_32"/></StgValue>
</operation>

<operation id="2375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:444  %matrix_6_V_addr_31 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_31"/></StgValue>
</operation>

<operation id="2376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:445  %matrix_6_V_addr_32 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_32"/></StgValue>
</operation>

<operation id="2377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:560  %tmp_145_cast = zext i11 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="2378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:561  %matrix_7_V_addr_32 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_32"/></StgValue>
</operation>

<operation id="2379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:563  %tmp_146_cast = zext i11 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="2380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:564  %matrix_7_V_addr_33 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_33"/></StgValue>
</operation>

<operation id="2381" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:565  %tmp_138 = add i11 %phi_mul2, 34

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2382" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:568  %tmp_139 = add i11 %phi_mul2, 35

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:831  %tmp_50_22 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_170, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_22"/></StgValue>
</operation>

<operation id="2384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:832  %tmp_51_22_cast = sext i36 %p_Val2_16_22 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_22_cast"/></StgValue>
</operation>

<operation id="2385" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:833  %p_Val2_17_22 = add i38 %tmp_50_22, %tmp_51_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_22"/></StgValue>
</operation>

<operation id="2386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:840  %tmp_171 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_22, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:841  %tmp_50_23 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_171, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_23"/></StgValue>
</operation>

<operation id="2388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:842  %tmp_51_23_cast = sext i36 %p_Val2_16_23 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_23_cast"/></StgValue>
</operation>

<operation id="2389" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:843  %p_Val2_17_23 = add i38 %tmp_50_23, %tmp_51_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_23"/></StgValue>
</operation>

<operation id="2390" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:849  %p_Val2_16_24 = mul nsw i36 %OP1_V_s, %OP2_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_16_24"/></StgValue>
</operation>

<operation id="2391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:850  %tmp_172 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_23, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2392" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:859  %p_Val2_16_25 = mul nsw i36 %OP1_V_25, %OP2_V_25

]]></Node>
<StgValue><ssdm name="p_Val2_16_25"/></StgValue>
</operation>

<operation id="2393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:866  %OP1_V_26 = sext i18 %input_0_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_26"/></StgValue>
</operation>

<operation id="2394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:868  %OP2_V_26 = sext i18 %matrix_0_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_26"/></StgValue>
</operation>

<operation id="2395" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:869  %p_Val2_16_26 = mul nsw i36 %OP1_V_26, %OP2_V_26

]]></Node>
<StgValue><ssdm name="p_Val2_16_26"/></StgValue>
</operation>

<operation id="2396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:876  %OP1_V_27 = sext i18 %input_0_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_27"/></StgValue>
</operation>

<operation id="2397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:878  %OP2_V_27 = sext i18 %matrix_0_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_27"/></StgValue>
</operation>

<operation id="2398" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:879  %p_Val2_16_27 = mul nsw i36 %OP1_V_27, %OP2_V_27

]]></Node>
<StgValue><ssdm name="p_Val2_16_27"/></StgValue>
</operation>

<operation id="2399" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:887  %matrix_0_V_load_29 = load i18* %matrix_0_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_29"/></StgValue>
</operation>

<operation id="2400" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:895  %input_0_V_load_30 = load i18* %input_0_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_30"/></StgValue>
</operation>

<operation id="2401" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:897  %matrix_0_V_load_30 = load i18* %matrix_0_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_30"/></StgValue>
</operation>

<operation id="2402" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:905  %input_0_V_load_31 = load i18* %input_0_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_31"/></StgValue>
</operation>

<operation id="2403" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:907  %matrix_0_V_load_31 = load i18* %matrix_0_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_31"/></StgValue>
</operation>

<operation id="2404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:914  %input_0_V_addr_32 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_32"/></StgValue>
</operation>

<operation id="2405" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:915  %input_0_V_load_32 = load i18* %input_0_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_32"/></StgValue>
</operation>

<operation id="2406" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:917  %matrix_0_V_load_32 = load i18* %matrix_0_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_32"/></StgValue>
</operation>

<operation id="2407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:924  %input_0_V_addr_33 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_0_V_addr_33"/></StgValue>
</operation>

<operation id="2408" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:925  %input_0_V_load_33 = load i18* %input_0_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_33"/></StgValue>
</operation>

<operation id="2409" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1359  %p_Val2_16_75 = mul nsw i36 %OP1_V_75, %OP2_V_75

]]></Node>
<StgValue><ssdm name="p_Val2_16_75"/></StgValue>
</operation>

<operation id="2410" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1369  %p_Val2_16_76 = mul nsw i36 %OP1_V_76, %OP2_V_76

]]></Node>
<StgValue><ssdm name="p_Val2_16_76"/></StgValue>
</operation>

<operation id="2411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1376  %OP1_V_77 = sext i18 %input_1_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_77"/></StgValue>
</operation>

<operation id="2412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1378  %OP2_V_77 = sext i18 %matrix_1_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_77"/></StgValue>
</operation>

<operation id="2413" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1379  %p_Val2_16_77 = mul nsw i36 %OP1_V_77, %OP2_V_77

]]></Node>
<StgValue><ssdm name="p_Val2_16_77"/></StgValue>
</operation>

<operation id="2414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1386  %OP1_V_78 = sext i18 %input_1_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_78"/></StgValue>
</operation>

<operation id="2415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1388  %OP2_V_78 = sext i18 %matrix_1_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_78"/></StgValue>
</operation>

<operation id="2416" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1389  %p_Val2_16_78 = mul nsw i36 %OP1_V_78, %OP2_V_78

]]></Node>
<StgValue><ssdm name="p_Val2_16_78"/></StgValue>
</operation>

<operation id="2417" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1397  %matrix_1_V_load_29 = load i18* %matrix_1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_29"/></StgValue>
</operation>

<operation id="2418" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1405  %input_1_V_load_30 = load i18* %input_1_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_30"/></StgValue>
</operation>

<operation id="2419" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1407  %matrix_1_V_load_30 = load i18* %matrix_1_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_30"/></StgValue>
</operation>

<operation id="2420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1415  %input_1_V_load_31 = load i18* %input_1_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_31"/></StgValue>
</operation>

<operation id="2421" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1417  %matrix_1_V_load_31 = load i18* %matrix_1_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_31"/></StgValue>
</operation>

<operation id="2422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1424  %input_1_V_addr_32 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_1_V_addr_32"/></StgValue>
</operation>

<operation id="2423" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1425  %input_1_V_load_32 = load i18* %input_1_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_32"/></StgValue>
</operation>

<operation id="2424" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1427  %matrix_1_V_load_32 = load i18* %matrix_1_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_32"/></StgValue>
</operation>

<operation id="2425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1434  %input_1_V_addr_33 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_1_V_addr_33"/></StgValue>
</operation>

<operation id="2426" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1435  %input_1_V_load_33 = load i18* %input_1_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_33"/></StgValue>
</operation>

<operation id="2427" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1869  %p_Val2_16_126 = mul nsw i36 %OP1_V_126, %OP2_V_126

]]></Node>
<StgValue><ssdm name="p_Val2_16_126"/></StgValue>
</operation>

<operation id="2428" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1879  %p_Val2_16_127 = mul nsw i36 %OP1_V_127, %OP2_V_127

]]></Node>
<StgValue><ssdm name="p_Val2_16_127"/></StgValue>
</operation>

<operation id="2429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1886  %OP1_V_128 = sext i18 %input_2_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_128"/></StgValue>
</operation>

<operation id="2430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1888  %OP2_V_128 = sext i18 %matrix_2_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_128"/></StgValue>
</operation>

<operation id="2431" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1889  %p_Val2_16_128 = mul nsw i36 %OP1_V_128, %OP2_V_128

]]></Node>
<StgValue><ssdm name="p_Val2_16_128"/></StgValue>
</operation>

<operation id="2432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1896  %OP1_V_129 = sext i18 %input_2_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_129"/></StgValue>
</operation>

<operation id="2433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1898  %OP2_V_129 = sext i18 %matrix_2_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_129"/></StgValue>
</operation>

<operation id="2434" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1899  %p_Val2_16_129 = mul nsw i36 %OP1_V_129, %OP2_V_129

]]></Node>
<StgValue><ssdm name="p_Val2_16_129"/></StgValue>
</operation>

<operation id="2435" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1907  %matrix_2_V_load_29 = load i18* %matrix_2_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_29"/></StgValue>
</operation>

<operation id="2436" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1915  %input_2_V_load_30 = load i18* %input_2_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_30"/></StgValue>
</operation>

<operation id="2437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1917  %matrix_2_V_load_30 = load i18* %matrix_2_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_30"/></StgValue>
</operation>

<operation id="2438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1925  %input_2_V_load_31 = load i18* %input_2_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_31"/></StgValue>
</operation>

<operation id="2439" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1927  %matrix_2_V_load_31 = load i18* %matrix_2_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_31"/></StgValue>
</operation>

<operation id="2440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1934  %input_2_V_addr_32 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_2_V_addr_32"/></StgValue>
</operation>

<operation id="2441" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1935  %input_2_V_load_32 = load i18* %input_2_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_32"/></StgValue>
</operation>

<operation id="2442" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1937  %matrix_2_V_load_32 = load i18* %matrix_2_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_32"/></StgValue>
</operation>

<operation id="2443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1944  %input_2_V_addr_33 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_2_V_addr_33"/></StgValue>
</operation>

<operation id="2444" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1945  %input_2_V_load_33 = load i18* %input_2_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_33"/></StgValue>
</operation>

<operation id="2445" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2379  %p_Val2_16_177 = mul nsw i36 %OP1_V_177, %OP2_V_177

]]></Node>
<StgValue><ssdm name="p_Val2_16_177"/></StgValue>
</operation>

<operation id="2446" st_id="18" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2389  %p_Val2_16_178 = mul nsw i36 %OP1_V_178, %OP2_V_178

]]></Node>
<StgValue><ssdm name="p_Val2_16_178"/></StgValue>
</operation>

<operation id="2447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2396  %OP1_V_179 = sext i18 %input_3_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_179"/></StgValue>
</operation>

<operation id="2448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2398  %OP2_V_179 = sext i18 %matrix_3_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_179"/></StgValue>
</operation>

<operation id="2449" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2399  %p_Val2_16_179 = mul nsw i36 %OP1_V_179, %OP2_V_179

]]></Node>
<StgValue><ssdm name="p_Val2_16_179"/></StgValue>
</operation>

<operation id="2450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2406  %OP1_V_180 = sext i18 %input_3_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_180"/></StgValue>
</operation>

<operation id="2451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2408  %OP2_V_180 = sext i18 %matrix_3_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_180"/></StgValue>
</operation>

<operation id="2452" st_id="18" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2409  %p_Val2_16_180 = mul nsw i36 %OP1_V_180, %OP2_V_180

]]></Node>
<StgValue><ssdm name="p_Val2_16_180"/></StgValue>
</operation>

<operation id="2453" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2417  %matrix_3_V_load_29 = load i18* %matrix_3_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_29"/></StgValue>
</operation>

<operation id="2454" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2425  %input_3_V_load_30 = load i18* %input_3_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_30"/></StgValue>
</operation>

<operation id="2455" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2427  %matrix_3_V_load_30 = load i18* %matrix_3_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_30"/></StgValue>
</operation>

<operation id="2456" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2435  %input_3_V_load_31 = load i18* %input_3_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_31"/></StgValue>
</operation>

<operation id="2457" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2437  %matrix_3_V_load_31 = load i18* %matrix_3_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_31"/></StgValue>
</operation>

<operation id="2458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2444  %input_3_V_addr_32 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_3_V_addr_32"/></StgValue>
</operation>

<operation id="2459" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2445  %input_3_V_load_32 = load i18* %input_3_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_32"/></StgValue>
</operation>

<operation id="2460" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2447  %matrix_3_V_load_32 = load i18* %matrix_3_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_32"/></StgValue>
</operation>

<operation id="2461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2454  %input_3_V_addr_33 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_3_V_addr_33"/></StgValue>
</operation>

<operation id="2462" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2455  %input_3_V_load_33 = load i18* %input_3_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_33"/></StgValue>
</operation>

<operation id="2463" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2927  %matrix_4_V_load_29 = load i18* %matrix_4_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_29"/></StgValue>
</operation>

<operation id="2464" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2935  %input_4_V_load_30 = load i18* %input_4_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_30"/></StgValue>
</operation>

<operation id="2465" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2937  %matrix_4_V_load_30 = load i18* %matrix_4_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_30"/></StgValue>
</operation>

<operation id="2466" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2945  %input_4_V_load_31 = load i18* %input_4_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_31"/></StgValue>
</operation>

<operation id="2467" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2947  %matrix_4_V_load_31 = load i18* %matrix_4_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_31"/></StgValue>
</operation>

<operation id="2468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2954  %input_4_V_addr_32 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_4_V_addr_32"/></StgValue>
</operation>

<operation id="2469" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2955  %input_4_V_load_32 = load i18* %input_4_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_32"/></StgValue>
</operation>

<operation id="2470" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2957  %matrix_4_V_load_32 = load i18* %matrix_4_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_32"/></StgValue>
</operation>

<operation id="2471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2964  %input_4_V_addr_33 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_4_V_addr_33"/></StgValue>
</operation>

<operation id="2472" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2965  %input_4_V_load_33 = load i18* %input_4_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_33"/></StgValue>
</operation>

<operation id="2473" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3437  %matrix_5_V_load_29 = load i18* %matrix_5_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_29"/></StgValue>
</operation>

<operation id="2474" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3445  %input_5_V_load_30 = load i18* %input_5_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_30"/></StgValue>
</operation>

<operation id="2475" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3447  %matrix_5_V_load_30 = load i18* %matrix_5_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_30"/></StgValue>
</operation>

<operation id="2476" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3455  %input_5_V_load_31 = load i18* %input_5_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_31"/></StgValue>
</operation>

<operation id="2477" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3457  %matrix_5_V_load_31 = load i18* %matrix_5_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_31"/></StgValue>
</operation>

<operation id="2478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3464  %input_5_V_addr_32 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_5_V_addr_32"/></StgValue>
</operation>

<operation id="2479" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3465  %input_5_V_load_32 = load i18* %input_5_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_32"/></StgValue>
</operation>

<operation id="2480" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3467  %matrix_5_V_load_32 = load i18* %matrix_5_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_32"/></StgValue>
</operation>

<operation id="2481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3474  %input_5_V_addr_33 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_5_V_addr_33"/></StgValue>
</operation>

<operation id="2482" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3475  %input_5_V_load_33 = load i18* %input_5_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_33"/></StgValue>
</operation>

<operation id="2483" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3947  %matrix_6_V_load_29 = load i18* %matrix_6_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_29"/></StgValue>
</operation>

<operation id="2484" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3955  %input_6_V_load_30 = load i18* %input_6_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_30"/></StgValue>
</operation>

<operation id="2485" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3957  %matrix_6_V_load_30 = load i18* %matrix_6_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_30"/></StgValue>
</operation>

<operation id="2486" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3965  %input_6_V_load_31 = load i18* %input_6_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_31"/></StgValue>
</operation>

<operation id="2487" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3967  %matrix_6_V_load_31 = load i18* %matrix_6_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_31"/></StgValue>
</operation>

<operation id="2488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3974  %input_6_V_addr_32 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_6_V_addr_32"/></StgValue>
</operation>

<operation id="2489" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3975  %input_6_V_load_32 = load i18* %input_6_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_32"/></StgValue>
</operation>

<operation id="2490" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3977  %matrix_6_V_load_32 = load i18* %matrix_6_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_32"/></StgValue>
</operation>

<operation id="2491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3984  %input_6_V_addr_33 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_6_V_addr_33"/></StgValue>
</operation>

<operation id="2492" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3985  %input_6_V_load_33 = load i18* %input_6_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_33"/></StgValue>
</operation>

<operation id="2493" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4465  %input_7_V_load_30 = load i18* %input_7_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_30"/></StgValue>
</operation>

<operation id="2494" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4467  %matrix_7_V_load_30 = load i18* %matrix_7_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_30"/></StgValue>
</operation>

<operation id="2495" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4475  %input_7_V_load_31 = load i18* %input_7_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_31"/></StgValue>
</operation>

<operation id="2496" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4477  %matrix_7_V_load_31 = load i18* %matrix_7_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_31"/></StgValue>
</operation>

<operation id="2497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4484  %input_7_V_addr_32 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_32"/></StgValue>
</operation>

<operation id="2498" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4485  %input_7_V_load_32 = load i18* %input_7_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_32"/></StgValue>
</operation>

<operation id="2499" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4487  %matrix_7_V_load_32 = load i18* %matrix_7_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_32"/></StgValue>
</operation>

<operation id="2500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4494  %input_7_V_addr_33 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_7_V_addr_33"/></StgValue>
</operation>

<operation id="2501" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4495  %input_7_V_load_33 = load i18* %input_7_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_33"/></StgValue>
</operation>

<operation id="2502" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4497  %matrix_7_V_load_33 = load i18* %matrix_7_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:105  %tmp_95_cast = zext i11 %tmp_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="2504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:106  %matrix_0_V_addr_33 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_33"/></StgValue>
</operation>

<operation id="2505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:108  %tmp_96_cast = zext i11 %tmp_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="2506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:109  %matrix_0_V_addr_34 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_34"/></StgValue>
</operation>

<operation id="2507" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:110  %tmp_89 = add i11 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2508" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:113  %tmp_90 = add i11 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:191  %matrix_1_V_addr_33 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_33"/></StgValue>
</operation>

<operation id="2510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:192  %matrix_1_V_addr_34 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_34"/></StgValue>
</operation>

<operation id="2511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:242  %matrix_2_V_addr_33 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_33"/></StgValue>
</operation>

<operation id="2512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:243  %matrix_2_V_addr_34 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_34"/></StgValue>
</operation>

<operation id="2513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:293  %matrix_3_V_addr_33 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_33"/></StgValue>
</operation>

<operation id="2514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:294  %matrix_3_V_addr_34 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_34"/></StgValue>
</operation>

<operation id="2515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:344  %matrix_4_V_addr_33 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_33"/></StgValue>
</operation>

<operation id="2516" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:345  %matrix_4_V_addr_34 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_34"/></StgValue>
</operation>

<operation id="2517" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:395  %matrix_5_V_addr_33 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_33"/></StgValue>
</operation>

<operation id="2518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:396  %matrix_5_V_addr_34 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_34"/></StgValue>
</operation>

<operation id="2519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:446  %matrix_6_V_addr_33 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_33"/></StgValue>
</operation>

<operation id="2520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:447  %matrix_6_V_addr_34 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_34"/></StgValue>
</operation>

<operation id="2521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:566  %tmp_147_cast = zext i11 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="2522" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:567  %matrix_7_V_addr_34 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_34"/></StgValue>
</operation>

<operation id="2523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:569  %tmp_148_cast = zext i11 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="2524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:570  %matrix_7_V_addr_35 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_35"/></StgValue>
</operation>

<operation id="2525" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:571  %tmp_140 = add i11 %phi_mul2, 36

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2526" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:574  %tmp_141 = add i11 %phi_mul2, 37

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:851  %tmp_50_24 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_172, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_24"/></StgValue>
</operation>

<operation id="2528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:852  %tmp_51_24_cast = sext i36 %p_Val2_16_24 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_24_cast"/></StgValue>
</operation>

<operation id="2529" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:853  %p_Val2_17_24 = add i38 %tmp_50_24, %tmp_51_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_24"/></StgValue>
</operation>

<operation id="2530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:860  %tmp_173 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_24, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:861  %tmp_50_25 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_173, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_25"/></StgValue>
</operation>

<operation id="2532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:862  %tmp_51_25_cast = sext i36 %p_Val2_16_25 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_25_cast"/></StgValue>
</operation>

<operation id="2533" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:863  %p_Val2_17_25 = add i38 %tmp_50_25, %tmp_51_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_25"/></StgValue>
</operation>

<operation id="2534" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:869  %p_Val2_16_26 = mul nsw i36 %OP1_V_26, %OP2_V_26

]]></Node>
<StgValue><ssdm name="p_Val2_16_26"/></StgValue>
</operation>

<operation id="2535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:870  %tmp_174 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_25, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2536" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:879  %p_Val2_16_27 = mul nsw i36 %OP1_V_27, %OP2_V_27

]]></Node>
<StgValue><ssdm name="p_Val2_16_27"/></StgValue>
</operation>

<operation id="2537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:886  %OP1_V_28 = sext i18 %input_0_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_28"/></StgValue>
</operation>

<operation id="2538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:888  %OP2_V_28 = sext i18 %matrix_0_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_28"/></StgValue>
</operation>

<operation id="2539" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:889  %p_Val2_16_28 = mul nsw i36 %OP1_V_28, %OP2_V_28

]]></Node>
<StgValue><ssdm name="p_Val2_16_28"/></StgValue>
</operation>

<operation id="2540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:896  %OP1_V_29 = sext i18 %input_0_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_29"/></StgValue>
</operation>

<operation id="2541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:898  %OP2_V_29 = sext i18 %matrix_0_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_29"/></StgValue>
</operation>

<operation id="2542" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:899  %p_Val2_16_29 = mul nsw i36 %OP1_V_29, %OP2_V_29

]]></Node>
<StgValue><ssdm name="p_Val2_16_29"/></StgValue>
</operation>

<operation id="2543" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:907  %matrix_0_V_load_31 = load i18* %matrix_0_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_31"/></StgValue>
</operation>

<operation id="2544" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:915  %input_0_V_load_32 = load i18* %input_0_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_32"/></StgValue>
</operation>

<operation id="2545" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:917  %matrix_0_V_load_32 = load i18* %matrix_0_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_32"/></StgValue>
</operation>

<operation id="2546" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:925  %input_0_V_load_33 = load i18* %input_0_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_33"/></StgValue>
</operation>

<operation id="2547" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:927  %matrix_0_V_load_33 = load i18* %matrix_0_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_33"/></StgValue>
</operation>

<operation id="2548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:934  %input_0_V_addr_34 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_0_V_addr_34"/></StgValue>
</operation>

<operation id="2549" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:935  %input_0_V_load_34 = load i18* %input_0_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_34"/></StgValue>
</operation>

<operation id="2550" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:937  %matrix_0_V_load_34 = load i18* %matrix_0_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_34"/></StgValue>
</operation>

<operation id="2551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:944  %input_0_V_addr_35 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_0_V_addr_35"/></StgValue>
</operation>

<operation id="2552" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:945  %input_0_V_load_35 = load i18* %input_0_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_35"/></StgValue>
</operation>

<operation id="2553" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1379  %p_Val2_16_77 = mul nsw i36 %OP1_V_77, %OP2_V_77

]]></Node>
<StgValue><ssdm name="p_Val2_16_77"/></StgValue>
</operation>

<operation id="2554" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1389  %p_Val2_16_78 = mul nsw i36 %OP1_V_78, %OP2_V_78

]]></Node>
<StgValue><ssdm name="p_Val2_16_78"/></StgValue>
</operation>

<operation id="2555" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1396  %OP1_V_79 = sext i18 %input_1_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_79"/></StgValue>
</operation>

<operation id="2556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1398  %OP2_V_79 = sext i18 %matrix_1_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_79"/></StgValue>
</operation>

<operation id="2557" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1399  %p_Val2_16_79 = mul nsw i36 %OP1_V_79, %OP2_V_79

]]></Node>
<StgValue><ssdm name="p_Val2_16_79"/></StgValue>
</operation>

<operation id="2558" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1406  %OP1_V_80 = sext i18 %input_1_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_80"/></StgValue>
</operation>

<operation id="2559" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1408  %OP2_V_80 = sext i18 %matrix_1_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_80"/></StgValue>
</operation>

<operation id="2560" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1409  %p_Val2_16_80 = mul nsw i36 %OP1_V_80, %OP2_V_80

]]></Node>
<StgValue><ssdm name="p_Val2_16_80"/></StgValue>
</operation>

<operation id="2561" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1417  %matrix_1_V_load_31 = load i18* %matrix_1_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_31"/></StgValue>
</operation>

<operation id="2562" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1425  %input_1_V_load_32 = load i18* %input_1_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_32"/></StgValue>
</operation>

<operation id="2563" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1427  %matrix_1_V_load_32 = load i18* %matrix_1_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_32"/></StgValue>
</operation>

<operation id="2564" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1435  %input_1_V_load_33 = load i18* %input_1_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_33"/></StgValue>
</operation>

<operation id="2565" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1437  %matrix_1_V_load_33 = load i18* %matrix_1_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_33"/></StgValue>
</operation>

<operation id="2566" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1444  %input_1_V_addr_34 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_1_V_addr_34"/></StgValue>
</operation>

<operation id="2567" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1445  %input_1_V_load_34 = load i18* %input_1_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_34"/></StgValue>
</operation>

<operation id="2568" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1447  %matrix_1_V_load_34 = load i18* %matrix_1_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_34"/></StgValue>
</operation>

<operation id="2569" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1454  %input_1_V_addr_35 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_1_V_addr_35"/></StgValue>
</operation>

<operation id="2570" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1455  %input_1_V_load_35 = load i18* %input_1_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_35"/></StgValue>
</operation>

<operation id="2571" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1889  %p_Val2_16_128 = mul nsw i36 %OP1_V_128, %OP2_V_128

]]></Node>
<StgValue><ssdm name="p_Val2_16_128"/></StgValue>
</operation>

<operation id="2572" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1899  %p_Val2_16_129 = mul nsw i36 %OP1_V_129, %OP2_V_129

]]></Node>
<StgValue><ssdm name="p_Val2_16_129"/></StgValue>
</operation>

<operation id="2573" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1906  %OP1_V_130 = sext i18 %input_2_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_130"/></StgValue>
</operation>

<operation id="2574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1908  %OP2_V_130 = sext i18 %matrix_2_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_130"/></StgValue>
</operation>

<operation id="2575" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1909  %p_Val2_16_130 = mul nsw i36 %OP1_V_130, %OP2_V_130

]]></Node>
<StgValue><ssdm name="p_Val2_16_130"/></StgValue>
</operation>

<operation id="2576" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1916  %OP1_V_131 = sext i18 %input_2_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_131"/></StgValue>
</operation>

<operation id="2577" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1918  %OP2_V_131 = sext i18 %matrix_2_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_131"/></StgValue>
</operation>

<operation id="2578" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1919  %p_Val2_16_131 = mul nsw i36 %OP1_V_131, %OP2_V_131

]]></Node>
<StgValue><ssdm name="p_Val2_16_131"/></StgValue>
</operation>

<operation id="2579" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1927  %matrix_2_V_load_31 = load i18* %matrix_2_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_31"/></StgValue>
</operation>

<operation id="2580" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1935  %input_2_V_load_32 = load i18* %input_2_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_32"/></StgValue>
</operation>

<operation id="2581" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1937  %matrix_2_V_load_32 = load i18* %matrix_2_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_32"/></StgValue>
</operation>

<operation id="2582" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1945  %input_2_V_load_33 = load i18* %input_2_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_33"/></StgValue>
</operation>

<operation id="2583" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1947  %matrix_2_V_load_33 = load i18* %matrix_2_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_33"/></StgValue>
</operation>

<operation id="2584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1954  %input_2_V_addr_34 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_2_V_addr_34"/></StgValue>
</operation>

<operation id="2585" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1955  %input_2_V_load_34 = load i18* %input_2_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_34"/></StgValue>
</operation>

<operation id="2586" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1957  %matrix_2_V_load_34 = load i18* %matrix_2_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_34"/></StgValue>
</operation>

<operation id="2587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1964  %input_2_V_addr_35 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_2_V_addr_35"/></StgValue>
</operation>

<operation id="2588" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1965  %input_2_V_load_35 = load i18* %input_2_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_35"/></StgValue>
</operation>

<operation id="2589" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2399  %p_Val2_16_179 = mul nsw i36 %OP1_V_179, %OP2_V_179

]]></Node>
<StgValue><ssdm name="p_Val2_16_179"/></StgValue>
</operation>

<operation id="2590" st_id="19" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2409  %p_Val2_16_180 = mul nsw i36 %OP1_V_180, %OP2_V_180

]]></Node>
<StgValue><ssdm name="p_Val2_16_180"/></StgValue>
</operation>

<operation id="2591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2416  %OP1_V_181 = sext i18 %input_3_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_181"/></StgValue>
</operation>

<operation id="2592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2418  %OP2_V_181 = sext i18 %matrix_3_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_181"/></StgValue>
</operation>

<operation id="2593" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2419  %p_Val2_16_181 = mul nsw i36 %OP1_V_181, %OP2_V_181

]]></Node>
<StgValue><ssdm name="p_Val2_16_181"/></StgValue>
</operation>

<operation id="2594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2426  %OP1_V_182 = sext i18 %input_3_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_182"/></StgValue>
</operation>

<operation id="2595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2428  %OP2_V_182 = sext i18 %matrix_3_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_182"/></StgValue>
</operation>

<operation id="2596" st_id="19" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2429  %p_Val2_16_182 = mul nsw i36 %OP1_V_182, %OP2_V_182

]]></Node>
<StgValue><ssdm name="p_Val2_16_182"/></StgValue>
</operation>

<operation id="2597" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2437  %matrix_3_V_load_31 = load i18* %matrix_3_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_31"/></StgValue>
</operation>

<operation id="2598" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2445  %input_3_V_load_32 = load i18* %input_3_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_32"/></StgValue>
</operation>

<operation id="2599" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2447  %matrix_3_V_load_32 = load i18* %matrix_3_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_32"/></StgValue>
</operation>

<operation id="2600" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2455  %input_3_V_load_33 = load i18* %input_3_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_33"/></StgValue>
</operation>

<operation id="2601" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2457  %matrix_3_V_load_33 = load i18* %matrix_3_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_33"/></StgValue>
</operation>

<operation id="2602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2464  %input_3_V_addr_34 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_3_V_addr_34"/></StgValue>
</operation>

<operation id="2603" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2465  %input_3_V_load_34 = load i18* %input_3_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_34"/></StgValue>
</operation>

<operation id="2604" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2467  %matrix_3_V_load_34 = load i18* %matrix_3_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_34"/></StgValue>
</operation>

<operation id="2605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2474  %input_3_V_addr_35 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_3_V_addr_35"/></StgValue>
</operation>

<operation id="2606" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2475  %input_3_V_load_35 = load i18* %input_3_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_35"/></StgValue>
</operation>

<operation id="2607" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2947  %matrix_4_V_load_31 = load i18* %matrix_4_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_31"/></StgValue>
</operation>

<operation id="2608" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2955  %input_4_V_load_32 = load i18* %input_4_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_32"/></StgValue>
</operation>

<operation id="2609" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2957  %matrix_4_V_load_32 = load i18* %matrix_4_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_32"/></StgValue>
</operation>

<operation id="2610" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2965  %input_4_V_load_33 = load i18* %input_4_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_33"/></StgValue>
</operation>

<operation id="2611" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2967  %matrix_4_V_load_33 = load i18* %matrix_4_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_33"/></StgValue>
</operation>

<operation id="2612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2974  %input_4_V_addr_34 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_4_V_addr_34"/></StgValue>
</operation>

<operation id="2613" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2975  %input_4_V_load_34 = load i18* %input_4_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_34"/></StgValue>
</operation>

<operation id="2614" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2977  %matrix_4_V_load_34 = load i18* %matrix_4_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_34"/></StgValue>
</operation>

<operation id="2615" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2984  %input_4_V_addr_35 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_4_V_addr_35"/></StgValue>
</operation>

<operation id="2616" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2985  %input_4_V_load_35 = load i18* %input_4_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_35"/></StgValue>
</operation>

<operation id="2617" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3457  %matrix_5_V_load_31 = load i18* %matrix_5_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_31"/></StgValue>
</operation>

<operation id="2618" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3465  %input_5_V_load_32 = load i18* %input_5_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_32"/></StgValue>
</operation>

<operation id="2619" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3467  %matrix_5_V_load_32 = load i18* %matrix_5_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_32"/></StgValue>
</operation>

<operation id="2620" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3475  %input_5_V_load_33 = load i18* %input_5_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_33"/></StgValue>
</operation>

<operation id="2621" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3477  %matrix_5_V_load_33 = load i18* %matrix_5_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_33"/></StgValue>
</operation>

<operation id="2622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3484  %input_5_V_addr_34 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_5_V_addr_34"/></StgValue>
</operation>

<operation id="2623" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3485  %input_5_V_load_34 = load i18* %input_5_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_34"/></StgValue>
</operation>

<operation id="2624" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3487  %matrix_5_V_load_34 = load i18* %matrix_5_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_34"/></StgValue>
</operation>

<operation id="2625" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3494  %input_5_V_addr_35 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_5_V_addr_35"/></StgValue>
</operation>

<operation id="2626" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3495  %input_5_V_load_35 = load i18* %input_5_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_35"/></StgValue>
</operation>

<operation id="2627" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3967  %matrix_6_V_load_31 = load i18* %matrix_6_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_31"/></StgValue>
</operation>

<operation id="2628" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3975  %input_6_V_load_32 = load i18* %input_6_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_32"/></StgValue>
</operation>

<operation id="2629" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3977  %matrix_6_V_load_32 = load i18* %matrix_6_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_32"/></StgValue>
</operation>

<operation id="2630" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3985  %input_6_V_load_33 = load i18* %input_6_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_33"/></StgValue>
</operation>

<operation id="2631" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3987  %matrix_6_V_load_33 = load i18* %matrix_6_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_33"/></StgValue>
</operation>

<operation id="2632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3994  %input_6_V_addr_34 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_6_V_addr_34"/></StgValue>
</operation>

<operation id="2633" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3995  %input_6_V_load_34 = load i18* %input_6_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_34"/></StgValue>
</operation>

<operation id="2634" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3997  %matrix_6_V_load_34 = load i18* %matrix_6_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_34"/></StgValue>
</operation>

<operation id="2635" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4004  %input_6_V_addr_35 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_6_V_addr_35"/></StgValue>
</operation>

<operation id="2636" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4005  %input_6_V_load_35 = load i18* %input_6_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_35"/></StgValue>
</operation>

<operation id="2637" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4485  %input_7_V_load_32 = load i18* %input_7_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_32"/></StgValue>
</operation>

<operation id="2638" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4487  %matrix_7_V_load_32 = load i18* %matrix_7_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_32"/></StgValue>
</operation>

<operation id="2639" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4495  %input_7_V_load_33 = load i18* %input_7_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_33"/></StgValue>
</operation>

<operation id="2640" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4497  %matrix_7_V_load_33 = load i18* %matrix_7_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_33"/></StgValue>
</operation>

<operation id="2641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4504  %input_7_V_addr_34 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_7_V_addr_34"/></StgValue>
</operation>

<operation id="2642" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4505  %input_7_V_load_34 = load i18* %input_7_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_34"/></StgValue>
</operation>

<operation id="2643" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4507  %matrix_7_V_load_34 = load i18* %matrix_7_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_34"/></StgValue>
</operation>

<operation id="2644" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4514  %input_7_V_addr_35 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_7_V_addr_35"/></StgValue>
</operation>

<operation id="2645" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4515  %input_7_V_load_35 = load i18* %input_7_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_35"/></StgValue>
</operation>

<operation id="2646" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4517  %matrix_7_V_load_35 = load i18* %matrix_7_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2647" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:111  %tmp_97_cast = zext i11 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="2648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:112  %matrix_0_V_addr_35 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_35"/></StgValue>
</operation>

<operation id="2649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:114  %tmp_98_cast = zext i11 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="2650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:115  %matrix_0_V_addr_36 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_36"/></StgValue>
</operation>

<operation id="2651" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:116  %tmp_91 = add i11 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2652" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:119  %tmp_92 = add i11 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:193  %matrix_1_V_addr_35 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_35"/></StgValue>
</operation>

<operation id="2654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:194  %matrix_1_V_addr_36 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_36"/></StgValue>
</operation>

<operation id="2655" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:244  %matrix_2_V_addr_35 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_35"/></StgValue>
</operation>

<operation id="2656" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:245  %matrix_2_V_addr_36 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_36"/></StgValue>
</operation>

<operation id="2657" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:295  %matrix_3_V_addr_35 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_35"/></StgValue>
</operation>

<operation id="2658" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:296  %matrix_3_V_addr_36 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_36"/></StgValue>
</operation>

<operation id="2659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:346  %matrix_4_V_addr_35 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_35"/></StgValue>
</operation>

<operation id="2660" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:347  %matrix_4_V_addr_36 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_36"/></StgValue>
</operation>

<operation id="2661" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:397  %matrix_5_V_addr_35 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_35"/></StgValue>
</operation>

<operation id="2662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:398  %matrix_5_V_addr_36 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_36"/></StgValue>
</operation>

<operation id="2663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:448  %matrix_6_V_addr_35 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_35"/></StgValue>
</operation>

<operation id="2664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:449  %matrix_6_V_addr_36 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_36"/></StgValue>
</operation>

<operation id="2665" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:572  %tmp_149_cast = zext i11 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="2666" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:573  %matrix_7_V_addr_36 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_36"/></StgValue>
</operation>

<operation id="2667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:575  %tmp_150_cast = zext i11 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="2668" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:576  %matrix_7_V_addr_37 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_37"/></StgValue>
</operation>

<operation id="2669" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:577  %tmp_142 = add i11 %phi_mul2, 38

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2670" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:580  %tmp_143 = add i11 %phi_mul2, 39

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2671" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:871  %tmp_50_26 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_174, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_26"/></StgValue>
</operation>

<operation id="2672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:872  %tmp_51_26_cast = sext i36 %p_Val2_16_26 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_26_cast"/></StgValue>
</operation>

<operation id="2673" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:873  %p_Val2_17_26 = add i38 %tmp_50_26, %tmp_51_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_26"/></StgValue>
</operation>

<operation id="2674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:880  %tmp_175 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_26, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:881  %tmp_50_27 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_175, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_27"/></StgValue>
</operation>

<operation id="2676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:882  %tmp_51_27_cast = sext i36 %p_Val2_16_27 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_27_cast"/></StgValue>
</operation>

<operation id="2677" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:883  %p_Val2_17_27 = add i38 %tmp_50_27, %tmp_51_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_27"/></StgValue>
</operation>

<operation id="2678" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:889  %p_Val2_16_28 = mul nsw i36 %OP1_V_28, %OP2_V_28

]]></Node>
<StgValue><ssdm name="p_Val2_16_28"/></StgValue>
</operation>

<operation id="2679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:890  %tmp_176 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_27, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2680" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:899  %p_Val2_16_29 = mul nsw i36 %OP1_V_29, %OP2_V_29

]]></Node>
<StgValue><ssdm name="p_Val2_16_29"/></StgValue>
</operation>

<operation id="2681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:906  %OP1_V_30 = sext i18 %input_0_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_30"/></StgValue>
</operation>

<operation id="2682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:908  %OP2_V_30 = sext i18 %matrix_0_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_30"/></StgValue>
</operation>

<operation id="2683" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:909  %p_Val2_16_30 = mul nsw i36 %OP1_V_30, %OP2_V_30

]]></Node>
<StgValue><ssdm name="p_Val2_16_30"/></StgValue>
</operation>

<operation id="2684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:916  %OP1_V_31 = sext i18 %input_0_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_31"/></StgValue>
</operation>

<operation id="2685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:918  %OP2_V_31 = sext i18 %matrix_0_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_31"/></StgValue>
</operation>

<operation id="2686" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:919  %p_Val2_16_31 = mul nsw i36 %OP1_V_31, %OP2_V_31

]]></Node>
<StgValue><ssdm name="p_Val2_16_31"/></StgValue>
</operation>

<operation id="2687" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:927  %matrix_0_V_load_33 = load i18* %matrix_0_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_33"/></StgValue>
</operation>

<operation id="2688" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:935  %input_0_V_load_34 = load i18* %input_0_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_34"/></StgValue>
</operation>

<operation id="2689" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:937  %matrix_0_V_load_34 = load i18* %matrix_0_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_34"/></StgValue>
</operation>

<operation id="2690" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:945  %input_0_V_load_35 = load i18* %input_0_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_35"/></StgValue>
</operation>

<operation id="2691" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:947  %matrix_0_V_load_35 = load i18* %matrix_0_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_35"/></StgValue>
</operation>

<operation id="2692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:954  %input_0_V_addr_36 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_0_V_addr_36"/></StgValue>
</operation>

<operation id="2693" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:955  %input_0_V_load_36 = load i18* %input_0_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_36"/></StgValue>
</operation>

<operation id="2694" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:957  %matrix_0_V_load_36 = load i18* %matrix_0_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_36"/></StgValue>
</operation>

<operation id="2695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:964  %input_0_V_addr_37 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_0_V_addr_37"/></StgValue>
</operation>

<operation id="2696" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:965  %input_0_V_load_37 = load i18* %input_0_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_37"/></StgValue>
</operation>

<operation id="2697" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1399  %p_Val2_16_79 = mul nsw i36 %OP1_V_79, %OP2_V_79

]]></Node>
<StgValue><ssdm name="p_Val2_16_79"/></StgValue>
</operation>

<operation id="2698" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1409  %p_Val2_16_80 = mul nsw i36 %OP1_V_80, %OP2_V_80

]]></Node>
<StgValue><ssdm name="p_Val2_16_80"/></StgValue>
</operation>

<operation id="2699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1416  %OP1_V_81 = sext i18 %input_1_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_81"/></StgValue>
</operation>

<operation id="2700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1418  %OP2_V_81 = sext i18 %matrix_1_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_81"/></StgValue>
</operation>

<operation id="2701" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1419  %p_Val2_16_81 = mul nsw i36 %OP1_V_81, %OP2_V_81

]]></Node>
<StgValue><ssdm name="p_Val2_16_81"/></StgValue>
</operation>

<operation id="2702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1426  %OP1_V_82 = sext i18 %input_1_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_82"/></StgValue>
</operation>

<operation id="2703" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1428  %OP2_V_82 = sext i18 %matrix_1_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_82"/></StgValue>
</operation>

<operation id="2704" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1429  %p_Val2_16_82 = mul nsw i36 %OP1_V_82, %OP2_V_82

]]></Node>
<StgValue><ssdm name="p_Val2_16_82"/></StgValue>
</operation>

<operation id="2705" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1437  %matrix_1_V_load_33 = load i18* %matrix_1_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_33"/></StgValue>
</operation>

<operation id="2706" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1445  %input_1_V_load_34 = load i18* %input_1_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_34"/></StgValue>
</operation>

<operation id="2707" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1447  %matrix_1_V_load_34 = load i18* %matrix_1_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_34"/></StgValue>
</operation>

<operation id="2708" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1455  %input_1_V_load_35 = load i18* %input_1_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_35"/></StgValue>
</operation>

<operation id="2709" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1457  %matrix_1_V_load_35 = load i18* %matrix_1_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_35"/></StgValue>
</operation>

<operation id="2710" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1464  %input_1_V_addr_36 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_1_V_addr_36"/></StgValue>
</operation>

<operation id="2711" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1465  %input_1_V_load_36 = load i18* %input_1_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_36"/></StgValue>
</operation>

<operation id="2712" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1467  %matrix_1_V_load_36 = load i18* %matrix_1_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_36"/></StgValue>
</operation>

<operation id="2713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1474  %input_1_V_addr_37 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_1_V_addr_37"/></StgValue>
</operation>

<operation id="2714" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1475  %input_1_V_load_37 = load i18* %input_1_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_37"/></StgValue>
</operation>

<operation id="2715" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1909  %p_Val2_16_130 = mul nsw i36 %OP1_V_130, %OP2_V_130

]]></Node>
<StgValue><ssdm name="p_Val2_16_130"/></StgValue>
</operation>

<operation id="2716" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1919  %p_Val2_16_131 = mul nsw i36 %OP1_V_131, %OP2_V_131

]]></Node>
<StgValue><ssdm name="p_Val2_16_131"/></StgValue>
</operation>

<operation id="2717" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1926  %OP1_V_132 = sext i18 %input_2_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_132"/></StgValue>
</operation>

<operation id="2718" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1928  %OP2_V_132 = sext i18 %matrix_2_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_132"/></StgValue>
</operation>

<operation id="2719" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1929  %p_Val2_16_132 = mul nsw i36 %OP1_V_132, %OP2_V_132

]]></Node>
<StgValue><ssdm name="p_Val2_16_132"/></StgValue>
</operation>

<operation id="2720" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1936  %OP1_V_133 = sext i18 %input_2_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_133"/></StgValue>
</operation>

<operation id="2721" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1938  %OP2_V_133 = sext i18 %matrix_2_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_133"/></StgValue>
</operation>

<operation id="2722" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1939  %p_Val2_16_133 = mul nsw i36 %OP1_V_133, %OP2_V_133

]]></Node>
<StgValue><ssdm name="p_Val2_16_133"/></StgValue>
</operation>

<operation id="2723" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1947  %matrix_2_V_load_33 = load i18* %matrix_2_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_33"/></StgValue>
</operation>

<operation id="2724" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1955  %input_2_V_load_34 = load i18* %input_2_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_34"/></StgValue>
</operation>

<operation id="2725" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1957  %matrix_2_V_load_34 = load i18* %matrix_2_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_34"/></StgValue>
</operation>

<operation id="2726" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1965  %input_2_V_load_35 = load i18* %input_2_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_35"/></StgValue>
</operation>

<operation id="2727" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1967  %matrix_2_V_load_35 = load i18* %matrix_2_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_35"/></StgValue>
</operation>

<operation id="2728" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1974  %input_2_V_addr_36 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_2_V_addr_36"/></StgValue>
</operation>

<operation id="2729" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1975  %input_2_V_load_36 = load i18* %input_2_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_36"/></StgValue>
</operation>

<operation id="2730" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1977  %matrix_2_V_load_36 = load i18* %matrix_2_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_36"/></StgValue>
</operation>

<operation id="2731" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1984  %input_2_V_addr_37 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_2_V_addr_37"/></StgValue>
</operation>

<operation id="2732" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1985  %input_2_V_load_37 = load i18* %input_2_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_37"/></StgValue>
</operation>

<operation id="2733" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2419  %p_Val2_16_181 = mul nsw i36 %OP1_V_181, %OP2_V_181

]]></Node>
<StgValue><ssdm name="p_Val2_16_181"/></StgValue>
</operation>

<operation id="2734" st_id="20" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2429  %p_Val2_16_182 = mul nsw i36 %OP1_V_182, %OP2_V_182

]]></Node>
<StgValue><ssdm name="p_Val2_16_182"/></StgValue>
</operation>

<operation id="2735" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2436  %OP1_V_183 = sext i18 %input_3_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_183"/></StgValue>
</operation>

<operation id="2736" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2438  %OP2_V_183 = sext i18 %matrix_3_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_183"/></StgValue>
</operation>

<operation id="2737" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2439  %p_Val2_16_183 = mul nsw i36 %OP1_V_183, %OP2_V_183

]]></Node>
<StgValue><ssdm name="p_Val2_16_183"/></StgValue>
</operation>

<operation id="2738" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2446  %OP1_V_184 = sext i18 %input_3_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_184"/></StgValue>
</operation>

<operation id="2739" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2448  %OP2_V_184 = sext i18 %matrix_3_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_184"/></StgValue>
</operation>

<operation id="2740" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2449  %p_Val2_16_184 = mul nsw i36 %OP1_V_184, %OP2_V_184

]]></Node>
<StgValue><ssdm name="p_Val2_16_184"/></StgValue>
</operation>

<operation id="2741" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2457  %matrix_3_V_load_33 = load i18* %matrix_3_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_33"/></StgValue>
</operation>

<operation id="2742" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2465  %input_3_V_load_34 = load i18* %input_3_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_34"/></StgValue>
</operation>

<operation id="2743" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2467  %matrix_3_V_load_34 = load i18* %matrix_3_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_34"/></StgValue>
</operation>

<operation id="2744" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2475  %input_3_V_load_35 = load i18* %input_3_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_35"/></StgValue>
</operation>

<operation id="2745" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2477  %matrix_3_V_load_35 = load i18* %matrix_3_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_35"/></StgValue>
</operation>

<operation id="2746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2484  %input_3_V_addr_36 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_3_V_addr_36"/></StgValue>
</operation>

<operation id="2747" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2485  %input_3_V_load_36 = load i18* %input_3_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_36"/></StgValue>
</operation>

<operation id="2748" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2487  %matrix_3_V_load_36 = load i18* %matrix_3_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_36"/></StgValue>
</operation>

<operation id="2749" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2494  %input_3_V_addr_37 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_3_V_addr_37"/></StgValue>
</operation>

<operation id="2750" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2495  %input_3_V_load_37 = load i18* %input_3_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_37"/></StgValue>
</operation>

<operation id="2751" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2967  %matrix_4_V_load_33 = load i18* %matrix_4_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_33"/></StgValue>
</operation>

<operation id="2752" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2975  %input_4_V_load_34 = load i18* %input_4_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_34"/></StgValue>
</operation>

<operation id="2753" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2977  %matrix_4_V_load_34 = load i18* %matrix_4_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_34"/></StgValue>
</operation>

<operation id="2754" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2985  %input_4_V_load_35 = load i18* %input_4_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_35"/></StgValue>
</operation>

<operation id="2755" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2987  %matrix_4_V_load_35 = load i18* %matrix_4_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_35"/></StgValue>
</operation>

<operation id="2756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2994  %input_4_V_addr_36 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_4_V_addr_36"/></StgValue>
</operation>

<operation id="2757" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2995  %input_4_V_load_36 = load i18* %input_4_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_36"/></StgValue>
</operation>

<operation id="2758" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2997  %matrix_4_V_load_36 = load i18* %matrix_4_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_36"/></StgValue>
</operation>

<operation id="2759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3004  %input_4_V_addr_37 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_4_V_addr_37"/></StgValue>
</operation>

<operation id="2760" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3005  %input_4_V_load_37 = load i18* %input_4_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_37"/></StgValue>
</operation>

<operation id="2761" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3477  %matrix_5_V_load_33 = load i18* %matrix_5_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_33"/></StgValue>
</operation>

<operation id="2762" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3485  %input_5_V_load_34 = load i18* %input_5_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_34"/></StgValue>
</operation>

<operation id="2763" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3487  %matrix_5_V_load_34 = load i18* %matrix_5_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_34"/></StgValue>
</operation>

<operation id="2764" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3495  %input_5_V_load_35 = load i18* %input_5_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_35"/></StgValue>
</operation>

<operation id="2765" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3497  %matrix_5_V_load_35 = load i18* %matrix_5_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_35"/></StgValue>
</operation>

<operation id="2766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3504  %input_5_V_addr_36 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_5_V_addr_36"/></StgValue>
</operation>

<operation id="2767" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3505  %input_5_V_load_36 = load i18* %input_5_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_36"/></StgValue>
</operation>

<operation id="2768" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3507  %matrix_5_V_load_36 = load i18* %matrix_5_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_36"/></StgValue>
</operation>

<operation id="2769" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3514  %input_5_V_addr_37 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_5_V_addr_37"/></StgValue>
</operation>

<operation id="2770" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3515  %input_5_V_load_37 = load i18* %input_5_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_37"/></StgValue>
</operation>

<operation id="2771" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3987  %matrix_6_V_load_33 = load i18* %matrix_6_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_33"/></StgValue>
</operation>

<operation id="2772" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3995  %input_6_V_load_34 = load i18* %input_6_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_34"/></StgValue>
</operation>

<operation id="2773" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3997  %matrix_6_V_load_34 = load i18* %matrix_6_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_34"/></StgValue>
</operation>

<operation id="2774" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4005  %input_6_V_load_35 = load i18* %input_6_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_35"/></StgValue>
</operation>

<operation id="2775" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4007  %matrix_6_V_load_35 = load i18* %matrix_6_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_35"/></StgValue>
</operation>

<operation id="2776" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4014  %input_6_V_addr_36 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_6_V_addr_36"/></StgValue>
</operation>

<operation id="2777" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4015  %input_6_V_load_36 = load i18* %input_6_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_36"/></StgValue>
</operation>

<operation id="2778" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4017  %matrix_6_V_load_36 = load i18* %matrix_6_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_36"/></StgValue>
</operation>

<operation id="2779" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4024  %input_6_V_addr_37 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_6_V_addr_37"/></StgValue>
</operation>

<operation id="2780" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4025  %input_6_V_load_37 = load i18* %input_6_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_37"/></StgValue>
</operation>

<operation id="2781" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4505  %input_7_V_load_34 = load i18* %input_7_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_34"/></StgValue>
</operation>

<operation id="2782" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4507  %matrix_7_V_load_34 = load i18* %matrix_7_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_34"/></StgValue>
</operation>

<operation id="2783" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4515  %input_7_V_load_35 = load i18* %input_7_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_35"/></StgValue>
</operation>

<operation id="2784" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4517  %matrix_7_V_load_35 = load i18* %matrix_7_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_35"/></StgValue>
</operation>

<operation id="2785" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4524  %input_7_V_addr_36 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_7_V_addr_36"/></StgValue>
</operation>

<operation id="2786" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4525  %input_7_V_load_36 = load i18* %input_7_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_36"/></StgValue>
</operation>

<operation id="2787" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4527  %matrix_7_V_load_36 = load i18* %matrix_7_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_36"/></StgValue>
</operation>

<operation id="2788" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4534  %input_7_V_addr_37 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_7_V_addr_37"/></StgValue>
</operation>

<operation id="2789" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4535  %input_7_V_load_37 = load i18* %input_7_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_37"/></StgValue>
</operation>

<operation id="2790" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4537  %matrix_7_V_load_37 = load i18* %matrix_7_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:117  %tmp_99_cast = zext i11 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="2792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:118  %matrix_0_V_addr_37 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_37"/></StgValue>
</operation>

<operation id="2793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:120  %tmp_100_cast = zext i11 %tmp_92 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="2794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:121  %matrix_0_V_addr_38 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_38"/></StgValue>
</operation>

<operation id="2795" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:122  %tmp_93 = add i11 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2796" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:125  %tmp_94 = add i11 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:195  %matrix_1_V_addr_37 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_37"/></StgValue>
</operation>

<operation id="2798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:196  %matrix_1_V_addr_38 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_38"/></StgValue>
</operation>

<operation id="2799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:246  %matrix_2_V_addr_37 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_37"/></StgValue>
</operation>

<operation id="2800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:247  %matrix_2_V_addr_38 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_38"/></StgValue>
</operation>

<operation id="2801" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:297  %matrix_3_V_addr_37 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_37"/></StgValue>
</operation>

<operation id="2802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:298  %matrix_3_V_addr_38 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_38"/></StgValue>
</operation>

<operation id="2803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:348  %matrix_4_V_addr_37 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_37"/></StgValue>
</operation>

<operation id="2804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:349  %matrix_4_V_addr_38 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_38"/></StgValue>
</operation>

<operation id="2805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:399  %matrix_5_V_addr_37 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_37"/></StgValue>
</operation>

<operation id="2806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:400  %matrix_5_V_addr_38 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_38"/></StgValue>
</operation>

<operation id="2807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:450  %matrix_6_V_addr_37 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_37"/></StgValue>
</operation>

<operation id="2808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:451  %matrix_6_V_addr_38 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_38"/></StgValue>
</operation>

<operation id="2809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:578  %tmp_151_cast = zext i11 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="2810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:579  %matrix_7_V_addr_38 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_38"/></StgValue>
</operation>

<operation id="2811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:581  %tmp_152_cast = zext i11 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="2812" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:582  %matrix_7_V_addr_39 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_39"/></StgValue>
</operation>

<operation id="2813" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:583  %tmp_144 = add i11 %phi_mul2, 40

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2814" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:586  %tmp_145 = add i11 %phi_mul2, 41

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2815" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:891  %tmp_50_28 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_176, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_28"/></StgValue>
</operation>

<operation id="2816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:892  %tmp_51_28_cast = sext i36 %p_Val2_16_28 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_28_cast"/></StgValue>
</operation>

<operation id="2817" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:893  %p_Val2_17_28 = add i38 %tmp_50_28, %tmp_51_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_28"/></StgValue>
</operation>

<operation id="2818" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:900  %tmp_177 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_28, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:901  %tmp_50_29 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_177, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_29"/></StgValue>
</operation>

<operation id="2820" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:902  %tmp_51_29_cast = sext i36 %p_Val2_16_29 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_29_cast"/></StgValue>
</operation>

<operation id="2821" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:903  %p_Val2_17_29 = add i38 %tmp_50_29, %tmp_51_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_29"/></StgValue>
</operation>

<operation id="2822" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:909  %p_Val2_16_30 = mul nsw i36 %OP1_V_30, %OP2_V_30

]]></Node>
<StgValue><ssdm name="p_Val2_16_30"/></StgValue>
</operation>

<operation id="2823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:910  %tmp_178 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_29, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2824" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:919  %p_Val2_16_31 = mul nsw i36 %OP1_V_31, %OP2_V_31

]]></Node>
<StgValue><ssdm name="p_Val2_16_31"/></StgValue>
</operation>

<operation id="2825" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:926  %OP1_V_32 = sext i18 %input_0_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_32"/></StgValue>
</operation>

<operation id="2826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:928  %OP2_V_32 = sext i18 %matrix_0_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_32"/></StgValue>
</operation>

<operation id="2827" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:929  %p_Val2_16_32 = mul nsw i36 %OP1_V_32, %OP2_V_32

]]></Node>
<StgValue><ssdm name="p_Val2_16_32"/></StgValue>
</operation>

<operation id="2828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:936  %OP1_V_33 = sext i18 %input_0_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_33"/></StgValue>
</operation>

<operation id="2829" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:938  %OP2_V_33 = sext i18 %matrix_0_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_33"/></StgValue>
</operation>

<operation id="2830" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:939  %p_Val2_16_33 = mul nsw i36 %OP1_V_33, %OP2_V_33

]]></Node>
<StgValue><ssdm name="p_Val2_16_33"/></StgValue>
</operation>

<operation id="2831" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:947  %matrix_0_V_load_35 = load i18* %matrix_0_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_35"/></StgValue>
</operation>

<operation id="2832" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:955  %input_0_V_load_36 = load i18* %input_0_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_36"/></StgValue>
</operation>

<operation id="2833" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:957  %matrix_0_V_load_36 = load i18* %matrix_0_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_36"/></StgValue>
</operation>

<operation id="2834" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:965  %input_0_V_load_37 = load i18* %input_0_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_37"/></StgValue>
</operation>

<operation id="2835" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:967  %matrix_0_V_load_37 = load i18* %matrix_0_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_37"/></StgValue>
</operation>

<operation id="2836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:974  %input_0_V_addr_38 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_0_V_addr_38"/></StgValue>
</operation>

<operation id="2837" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:975  %input_0_V_load_38 = load i18* %input_0_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_38"/></StgValue>
</operation>

<operation id="2838" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:977  %matrix_0_V_load_38 = load i18* %matrix_0_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_38"/></StgValue>
</operation>

<operation id="2839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:984  %input_0_V_addr_39 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_0_V_addr_39"/></StgValue>
</operation>

<operation id="2840" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:985  %input_0_V_load_39 = load i18* %input_0_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_39"/></StgValue>
</operation>

<operation id="2841" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1419  %p_Val2_16_81 = mul nsw i36 %OP1_V_81, %OP2_V_81

]]></Node>
<StgValue><ssdm name="p_Val2_16_81"/></StgValue>
</operation>

<operation id="2842" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1429  %p_Val2_16_82 = mul nsw i36 %OP1_V_82, %OP2_V_82

]]></Node>
<StgValue><ssdm name="p_Val2_16_82"/></StgValue>
</operation>

<operation id="2843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1436  %OP1_V_83 = sext i18 %input_1_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_83"/></StgValue>
</operation>

<operation id="2844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1438  %OP2_V_83 = sext i18 %matrix_1_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_83"/></StgValue>
</operation>

<operation id="2845" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1439  %p_Val2_16_83 = mul nsw i36 %OP1_V_83, %OP2_V_83

]]></Node>
<StgValue><ssdm name="p_Val2_16_83"/></StgValue>
</operation>

<operation id="2846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1446  %OP1_V_84 = sext i18 %input_1_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_84"/></StgValue>
</operation>

<operation id="2847" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1448  %OP2_V_84 = sext i18 %matrix_1_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_84"/></StgValue>
</operation>

<operation id="2848" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1449  %p_Val2_16_84 = mul nsw i36 %OP1_V_84, %OP2_V_84

]]></Node>
<StgValue><ssdm name="p_Val2_16_84"/></StgValue>
</operation>

<operation id="2849" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1457  %matrix_1_V_load_35 = load i18* %matrix_1_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_35"/></StgValue>
</operation>

<operation id="2850" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1465  %input_1_V_load_36 = load i18* %input_1_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_36"/></StgValue>
</operation>

<operation id="2851" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1467  %matrix_1_V_load_36 = load i18* %matrix_1_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_36"/></StgValue>
</operation>

<operation id="2852" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1475  %input_1_V_load_37 = load i18* %input_1_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_37"/></StgValue>
</operation>

<operation id="2853" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1477  %matrix_1_V_load_37 = load i18* %matrix_1_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_37"/></StgValue>
</operation>

<operation id="2854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1484  %input_1_V_addr_38 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_1_V_addr_38"/></StgValue>
</operation>

<operation id="2855" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1485  %input_1_V_load_38 = load i18* %input_1_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_38"/></StgValue>
</operation>

<operation id="2856" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1487  %matrix_1_V_load_38 = load i18* %matrix_1_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_38"/></StgValue>
</operation>

<operation id="2857" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1494  %input_1_V_addr_39 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_1_V_addr_39"/></StgValue>
</operation>

<operation id="2858" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1495  %input_1_V_load_39 = load i18* %input_1_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_39"/></StgValue>
</operation>

<operation id="2859" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1929  %p_Val2_16_132 = mul nsw i36 %OP1_V_132, %OP2_V_132

]]></Node>
<StgValue><ssdm name="p_Val2_16_132"/></StgValue>
</operation>

<operation id="2860" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1939  %p_Val2_16_133 = mul nsw i36 %OP1_V_133, %OP2_V_133

]]></Node>
<StgValue><ssdm name="p_Val2_16_133"/></StgValue>
</operation>

<operation id="2861" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1946  %OP1_V_134 = sext i18 %input_2_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_134"/></StgValue>
</operation>

<operation id="2862" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1948  %OP2_V_134 = sext i18 %matrix_2_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_134"/></StgValue>
</operation>

<operation id="2863" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1949  %p_Val2_16_134 = mul nsw i36 %OP1_V_134, %OP2_V_134

]]></Node>
<StgValue><ssdm name="p_Val2_16_134"/></StgValue>
</operation>

<operation id="2864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1956  %OP1_V_135 = sext i18 %input_2_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_135"/></StgValue>
</operation>

<operation id="2865" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1958  %OP2_V_135 = sext i18 %matrix_2_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_135"/></StgValue>
</operation>

<operation id="2866" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1959  %p_Val2_16_135 = mul nsw i36 %OP1_V_135, %OP2_V_135

]]></Node>
<StgValue><ssdm name="p_Val2_16_135"/></StgValue>
</operation>

<operation id="2867" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1967  %matrix_2_V_load_35 = load i18* %matrix_2_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_35"/></StgValue>
</operation>

<operation id="2868" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1975  %input_2_V_load_36 = load i18* %input_2_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_36"/></StgValue>
</operation>

<operation id="2869" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1977  %matrix_2_V_load_36 = load i18* %matrix_2_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_36"/></StgValue>
</operation>

<operation id="2870" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1985  %input_2_V_load_37 = load i18* %input_2_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_37"/></StgValue>
</operation>

<operation id="2871" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1987  %matrix_2_V_load_37 = load i18* %matrix_2_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_37"/></StgValue>
</operation>

<operation id="2872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1994  %input_2_V_addr_38 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_2_V_addr_38"/></StgValue>
</operation>

<operation id="2873" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1995  %input_2_V_load_38 = load i18* %input_2_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_38"/></StgValue>
</operation>

<operation id="2874" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1997  %matrix_2_V_load_38 = load i18* %matrix_2_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_38"/></StgValue>
</operation>

<operation id="2875" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2004  %input_2_V_addr_39 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_2_V_addr_39"/></StgValue>
</operation>

<operation id="2876" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2005  %input_2_V_load_39 = load i18* %input_2_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_39"/></StgValue>
</operation>

<operation id="2877" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2439  %p_Val2_16_183 = mul nsw i36 %OP1_V_183, %OP2_V_183

]]></Node>
<StgValue><ssdm name="p_Val2_16_183"/></StgValue>
</operation>

<operation id="2878" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2449  %p_Val2_16_184 = mul nsw i36 %OP1_V_184, %OP2_V_184

]]></Node>
<StgValue><ssdm name="p_Val2_16_184"/></StgValue>
</operation>

<operation id="2879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2456  %OP1_V_185 = sext i18 %input_3_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_185"/></StgValue>
</operation>

<operation id="2880" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2458  %OP2_V_185 = sext i18 %matrix_3_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_185"/></StgValue>
</operation>

<operation id="2881" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2459  %p_Val2_16_185 = mul nsw i36 %OP1_V_185, %OP2_V_185

]]></Node>
<StgValue><ssdm name="p_Val2_16_185"/></StgValue>
</operation>

<operation id="2882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2466  %OP1_V_186 = sext i18 %input_3_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_186"/></StgValue>
</operation>

<operation id="2883" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2468  %OP2_V_186 = sext i18 %matrix_3_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_186"/></StgValue>
</operation>

<operation id="2884" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2469  %p_Val2_16_186 = mul nsw i36 %OP1_V_186, %OP2_V_186

]]></Node>
<StgValue><ssdm name="p_Val2_16_186"/></StgValue>
</operation>

<operation id="2885" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2477  %matrix_3_V_load_35 = load i18* %matrix_3_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_35"/></StgValue>
</operation>

<operation id="2886" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2485  %input_3_V_load_36 = load i18* %input_3_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_36"/></StgValue>
</operation>

<operation id="2887" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2487  %matrix_3_V_load_36 = load i18* %matrix_3_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_36"/></StgValue>
</operation>

<operation id="2888" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2495  %input_3_V_load_37 = load i18* %input_3_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_37"/></StgValue>
</operation>

<operation id="2889" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2497  %matrix_3_V_load_37 = load i18* %matrix_3_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_37"/></StgValue>
</operation>

<operation id="2890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2504  %input_3_V_addr_38 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_3_V_addr_38"/></StgValue>
</operation>

<operation id="2891" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2505  %input_3_V_load_38 = load i18* %input_3_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_38"/></StgValue>
</operation>

<operation id="2892" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2507  %matrix_3_V_load_38 = load i18* %matrix_3_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_38"/></StgValue>
</operation>

<operation id="2893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2514  %input_3_V_addr_39 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_3_V_addr_39"/></StgValue>
</operation>

<operation id="2894" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2515  %input_3_V_load_39 = load i18* %input_3_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_39"/></StgValue>
</operation>

<operation id="2895" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2987  %matrix_4_V_load_35 = load i18* %matrix_4_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_35"/></StgValue>
</operation>

<operation id="2896" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2995  %input_4_V_load_36 = load i18* %input_4_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_36"/></StgValue>
</operation>

<operation id="2897" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2997  %matrix_4_V_load_36 = load i18* %matrix_4_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_36"/></StgValue>
</operation>

<operation id="2898" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3005  %input_4_V_load_37 = load i18* %input_4_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_37"/></StgValue>
</operation>

<operation id="2899" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3007  %matrix_4_V_load_37 = load i18* %matrix_4_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_37"/></StgValue>
</operation>

<operation id="2900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3014  %input_4_V_addr_38 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_4_V_addr_38"/></StgValue>
</operation>

<operation id="2901" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3015  %input_4_V_load_38 = load i18* %input_4_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_38"/></StgValue>
</operation>

<operation id="2902" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3017  %matrix_4_V_load_38 = load i18* %matrix_4_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_38"/></StgValue>
</operation>

<operation id="2903" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3024  %input_4_V_addr_39 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_4_V_addr_39"/></StgValue>
</operation>

<operation id="2904" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3025  %input_4_V_load_39 = load i18* %input_4_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_39"/></StgValue>
</operation>

<operation id="2905" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3497  %matrix_5_V_load_35 = load i18* %matrix_5_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_35"/></StgValue>
</operation>

<operation id="2906" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3505  %input_5_V_load_36 = load i18* %input_5_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_36"/></StgValue>
</operation>

<operation id="2907" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3507  %matrix_5_V_load_36 = load i18* %matrix_5_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_36"/></StgValue>
</operation>

<operation id="2908" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3515  %input_5_V_load_37 = load i18* %input_5_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_37"/></StgValue>
</operation>

<operation id="2909" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3517  %matrix_5_V_load_37 = load i18* %matrix_5_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_37"/></StgValue>
</operation>

<operation id="2910" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3524  %input_5_V_addr_38 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_5_V_addr_38"/></StgValue>
</operation>

<operation id="2911" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3525  %input_5_V_load_38 = load i18* %input_5_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_38"/></StgValue>
</operation>

<operation id="2912" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3527  %matrix_5_V_load_38 = load i18* %matrix_5_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_38"/></StgValue>
</operation>

<operation id="2913" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3534  %input_5_V_addr_39 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_5_V_addr_39"/></StgValue>
</operation>

<operation id="2914" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3535  %input_5_V_load_39 = load i18* %input_5_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_39"/></StgValue>
</operation>

<operation id="2915" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4007  %matrix_6_V_load_35 = load i18* %matrix_6_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_35"/></StgValue>
</operation>

<operation id="2916" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4015  %input_6_V_load_36 = load i18* %input_6_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_36"/></StgValue>
</operation>

<operation id="2917" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4017  %matrix_6_V_load_36 = load i18* %matrix_6_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_36"/></StgValue>
</operation>

<operation id="2918" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4025  %input_6_V_load_37 = load i18* %input_6_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_37"/></StgValue>
</operation>

<operation id="2919" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4027  %matrix_6_V_load_37 = load i18* %matrix_6_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_37"/></StgValue>
</operation>

<operation id="2920" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4034  %input_6_V_addr_38 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_6_V_addr_38"/></StgValue>
</operation>

<operation id="2921" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4035  %input_6_V_load_38 = load i18* %input_6_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_38"/></StgValue>
</operation>

<operation id="2922" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4037  %matrix_6_V_load_38 = load i18* %matrix_6_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_38"/></StgValue>
</operation>

<operation id="2923" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4044  %input_6_V_addr_39 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_6_V_addr_39"/></StgValue>
</operation>

<operation id="2924" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4045  %input_6_V_load_39 = load i18* %input_6_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_39"/></StgValue>
</operation>

<operation id="2925" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4525  %input_7_V_load_36 = load i18* %input_7_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_36"/></StgValue>
</operation>

<operation id="2926" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4527  %matrix_7_V_load_36 = load i18* %matrix_7_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_36"/></StgValue>
</operation>

<operation id="2927" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4535  %input_7_V_load_37 = load i18* %input_7_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_37"/></StgValue>
</operation>

<operation id="2928" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4537  %matrix_7_V_load_37 = load i18* %matrix_7_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_37"/></StgValue>
</operation>

<operation id="2929" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4544  %input_7_V_addr_38 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_7_V_addr_38"/></StgValue>
</operation>

<operation id="2930" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4545  %input_7_V_load_38 = load i18* %input_7_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_38"/></StgValue>
</operation>

<operation id="2931" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4547  %matrix_7_V_load_38 = load i18* %matrix_7_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_38"/></StgValue>
</operation>

<operation id="2932" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4554  %input_7_V_addr_39 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_7_V_addr_39"/></StgValue>
</operation>

<operation id="2933" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4555  %input_7_V_load_39 = load i18* %input_7_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_39"/></StgValue>
</operation>

<operation id="2934" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4557  %matrix_7_V_load_39 = load i18* %matrix_7_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2935" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:123  %tmp_101_cast = zext i11 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="2936" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:124  %matrix_0_V_addr_39 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_39"/></StgValue>
</operation>

<operation id="2937" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:126  %tmp_102_cast = zext i11 %tmp_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="2938" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:127  %matrix_0_V_addr_40 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_40"/></StgValue>
</operation>

<operation id="2939" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:128  %tmp_95 = add i11 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2940" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:131  %tmp_96 = add i11 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2941" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:197  %matrix_1_V_addr_39 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_39"/></StgValue>
</operation>

<operation id="2942" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:198  %matrix_1_V_addr_40 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_40"/></StgValue>
</operation>

<operation id="2943" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:248  %matrix_2_V_addr_39 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_39"/></StgValue>
</operation>

<operation id="2944" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:249  %matrix_2_V_addr_40 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_40"/></StgValue>
</operation>

<operation id="2945" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:299  %matrix_3_V_addr_39 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_39"/></StgValue>
</operation>

<operation id="2946" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:300  %matrix_3_V_addr_40 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_40"/></StgValue>
</operation>

<operation id="2947" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:350  %matrix_4_V_addr_39 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_39"/></StgValue>
</operation>

<operation id="2948" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:351  %matrix_4_V_addr_40 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_40"/></StgValue>
</operation>

<operation id="2949" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:401  %matrix_5_V_addr_39 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_39"/></StgValue>
</operation>

<operation id="2950" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:402  %matrix_5_V_addr_40 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_40"/></StgValue>
</operation>

<operation id="2951" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:452  %matrix_6_V_addr_39 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_39"/></StgValue>
</operation>

<operation id="2952" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:453  %matrix_6_V_addr_40 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_40"/></StgValue>
</operation>

<operation id="2953" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:584  %tmp_153_cast = zext i11 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="2954" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:585  %matrix_7_V_addr_40 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_40"/></StgValue>
</operation>

<operation id="2955" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:587  %tmp_154_cast = zext i11 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="2956" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:588  %matrix_7_V_addr_41 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_41"/></StgValue>
</operation>

<operation id="2957" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:589  %tmp_146 = add i11 %phi_mul2, 42

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2958" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:592  %tmp_147 = add i11 %phi_mul2, 43

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2959" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:911  %tmp_50_30 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_178, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_30"/></StgValue>
</operation>

<operation id="2960" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:912  %tmp_51_30_cast = sext i36 %p_Val2_16_30 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_30_cast"/></StgValue>
</operation>

<operation id="2961" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:913  %p_Val2_17_30 = add i38 %tmp_50_30, %tmp_51_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_30"/></StgValue>
</operation>

<operation id="2962" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:920  %tmp_179 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_30, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2963" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:921  %tmp_50_31 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_179, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_31"/></StgValue>
</operation>

<operation id="2964" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:922  %tmp_51_31_cast = sext i36 %p_Val2_16_31 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_31_cast"/></StgValue>
</operation>

<operation id="2965" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:923  %p_Val2_17_31 = add i38 %tmp_50_31, %tmp_51_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_31"/></StgValue>
</operation>

<operation id="2966" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:929  %p_Val2_16_32 = mul nsw i36 %OP1_V_32, %OP2_V_32

]]></Node>
<StgValue><ssdm name="p_Val2_16_32"/></StgValue>
</operation>

<operation id="2967" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:930  %tmp_180 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_31, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2968" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:939  %p_Val2_16_33 = mul nsw i36 %OP1_V_33, %OP2_V_33

]]></Node>
<StgValue><ssdm name="p_Val2_16_33"/></StgValue>
</operation>

<operation id="2969" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:946  %OP1_V_34 = sext i18 %input_0_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_34"/></StgValue>
</operation>

<operation id="2970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:948  %OP2_V_34 = sext i18 %matrix_0_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_34"/></StgValue>
</operation>

<operation id="2971" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:949  %p_Val2_16_34 = mul nsw i36 %OP1_V_34, %OP2_V_34

]]></Node>
<StgValue><ssdm name="p_Val2_16_34"/></StgValue>
</operation>

<operation id="2972" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:956  %OP1_V_35 = sext i18 %input_0_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_35"/></StgValue>
</operation>

<operation id="2973" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:958  %OP2_V_35 = sext i18 %matrix_0_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_35"/></StgValue>
</operation>

<operation id="2974" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:959  %p_Val2_16_35 = mul nsw i36 %OP1_V_35, %OP2_V_35

]]></Node>
<StgValue><ssdm name="p_Val2_16_35"/></StgValue>
</operation>

<operation id="2975" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:967  %matrix_0_V_load_37 = load i18* %matrix_0_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_37"/></StgValue>
</operation>

<operation id="2976" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:975  %input_0_V_load_38 = load i18* %input_0_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_38"/></StgValue>
</operation>

<operation id="2977" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:977  %matrix_0_V_load_38 = load i18* %matrix_0_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_38"/></StgValue>
</operation>

<operation id="2978" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:985  %input_0_V_load_39 = load i18* %input_0_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_39"/></StgValue>
</operation>

<operation id="2979" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:987  %matrix_0_V_load_39 = load i18* %matrix_0_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_39"/></StgValue>
</operation>

<operation id="2980" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:994  %input_0_V_addr_40 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_0_V_addr_40"/></StgValue>
</operation>

<operation id="2981" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:995  %input_0_V_load_40 = load i18* %input_0_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_40"/></StgValue>
</operation>

<operation id="2982" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:997  %matrix_0_V_load_40 = load i18* %matrix_0_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_40"/></StgValue>
</operation>

<operation id="2983" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1004  %input_0_V_addr_41 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_0_V_addr_41"/></StgValue>
</operation>

<operation id="2984" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1005  %input_0_V_load_41 = load i18* %input_0_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_41"/></StgValue>
</operation>

<operation id="2985" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1439  %p_Val2_16_83 = mul nsw i36 %OP1_V_83, %OP2_V_83

]]></Node>
<StgValue><ssdm name="p_Val2_16_83"/></StgValue>
</operation>

<operation id="2986" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1449  %p_Val2_16_84 = mul nsw i36 %OP1_V_84, %OP2_V_84

]]></Node>
<StgValue><ssdm name="p_Val2_16_84"/></StgValue>
</operation>

<operation id="2987" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1456  %OP1_V_85 = sext i18 %input_1_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_85"/></StgValue>
</operation>

<operation id="2988" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1458  %OP2_V_85 = sext i18 %matrix_1_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_85"/></StgValue>
</operation>

<operation id="2989" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1459  %p_Val2_16_85 = mul nsw i36 %OP1_V_85, %OP2_V_85

]]></Node>
<StgValue><ssdm name="p_Val2_16_85"/></StgValue>
</operation>

<operation id="2990" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1466  %OP1_V_86 = sext i18 %input_1_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_86"/></StgValue>
</operation>

<operation id="2991" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1468  %OP2_V_86 = sext i18 %matrix_1_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_86"/></StgValue>
</operation>

<operation id="2992" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1469  %p_Val2_16_86 = mul nsw i36 %OP1_V_86, %OP2_V_86

]]></Node>
<StgValue><ssdm name="p_Val2_16_86"/></StgValue>
</operation>

<operation id="2993" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1477  %matrix_1_V_load_37 = load i18* %matrix_1_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_37"/></StgValue>
</operation>

<operation id="2994" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1485  %input_1_V_load_38 = load i18* %input_1_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_38"/></StgValue>
</operation>

<operation id="2995" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1487  %matrix_1_V_load_38 = load i18* %matrix_1_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_38"/></StgValue>
</operation>

<operation id="2996" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1495  %input_1_V_load_39 = load i18* %input_1_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_39"/></StgValue>
</operation>

<operation id="2997" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1497  %matrix_1_V_load_39 = load i18* %matrix_1_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_39"/></StgValue>
</operation>

<operation id="2998" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1504  %input_1_V_addr_40 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_1_V_addr_40"/></StgValue>
</operation>

<operation id="2999" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1505  %input_1_V_load_40 = load i18* %input_1_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_40"/></StgValue>
</operation>

<operation id="3000" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1507  %matrix_1_V_load_40 = load i18* %matrix_1_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_40"/></StgValue>
</operation>

<operation id="3001" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1514  %input_1_V_addr_41 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_1_V_addr_41"/></StgValue>
</operation>

<operation id="3002" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1515  %input_1_V_load_41 = load i18* %input_1_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_41"/></StgValue>
</operation>

<operation id="3003" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1949  %p_Val2_16_134 = mul nsw i36 %OP1_V_134, %OP2_V_134

]]></Node>
<StgValue><ssdm name="p_Val2_16_134"/></StgValue>
</operation>

<operation id="3004" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1959  %p_Val2_16_135 = mul nsw i36 %OP1_V_135, %OP2_V_135

]]></Node>
<StgValue><ssdm name="p_Val2_16_135"/></StgValue>
</operation>

<operation id="3005" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1966  %OP1_V_136 = sext i18 %input_2_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_136"/></StgValue>
</operation>

<operation id="3006" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1968  %OP2_V_136 = sext i18 %matrix_2_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_136"/></StgValue>
</operation>

<operation id="3007" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1969  %p_Val2_16_136 = mul nsw i36 %OP1_V_136, %OP2_V_136

]]></Node>
<StgValue><ssdm name="p_Val2_16_136"/></StgValue>
</operation>

<operation id="3008" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1976  %OP1_V_137 = sext i18 %input_2_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_137"/></StgValue>
</operation>

<operation id="3009" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1978  %OP2_V_137 = sext i18 %matrix_2_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_137"/></StgValue>
</operation>

<operation id="3010" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1979  %p_Val2_16_137 = mul nsw i36 %OP1_V_137, %OP2_V_137

]]></Node>
<StgValue><ssdm name="p_Val2_16_137"/></StgValue>
</operation>

<operation id="3011" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1987  %matrix_2_V_load_37 = load i18* %matrix_2_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_37"/></StgValue>
</operation>

<operation id="3012" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1995  %input_2_V_load_38 = load i18* %input_2_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_38"/></StgValue>
</operation>

<operation id="3013" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1997  %matrix_2_V_load_38 = load i18* %matrix_2_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_38"/></StgValue>
</operation>

<operation id="3014" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2005  %input_2_V_load_39 = load i18* %input_2_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_39"/></StgValue>
</operation>

<operation id="3015" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2007  %matrix_2_V_load_39 = load i18* %matrix_2_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_39"/></StgValue>
</operation>

<operation id="3016" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2014  %input_2_V_addr_40 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_2_V_addr_40"/></StgValue>
</operation>

<operation id="3017" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2015  %input_2_V_load_40 = load i18* %input_2_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_40"/></StgValue>
</operation>

<operation id="3018" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2017  %matrix_2_V_load_40 = load i18* %matrix_2_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_40"/></StgValue>
</operation>

<operation id="3019" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2024  %input_2_V_addr_41 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_2_V_addr_41"/></StgValue>
</operation>

<operation id="3020" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2025  %input_2_V_load_41 = load i18* %input_2_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_41"/></StgValue>
</operation>

<operation id="3021" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2459  %p_Val2_16_185 = mul nsw i36 %OP1_V_185, %OP2_V_185

]]></Node>
<StgValue><ssdm name="p_Val2_16_185"/></StgValue>
</operation>

<operation id="3022" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2469  %p_Val2_16_186 = mul nsw i36 %OP1_V_186, %OP2_V_186

]]></Node>
<StgValue><ssdm name="p_Val2_16_186"/></StgValue>
</operation>

<operation id="3023" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2476  %OP1_V_187 = sext i18 %input_3_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_187"/></StgValue>
</operation>

<operation id="3024" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2478  %OP2_V_187 = sext i18 %matrix_3_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_187"/></StgValue>
</operation>

<operation id="3025" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2479  %p_Val2_16_187 = mul nsw i36 %OP1_V_187, %OP2_V_187

]]></Node>
<StgValue><ssdm name="p_Val2_16_187"/></StgValue>
</operation>

<operation id="3026" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2486  %OP1_V_188 = sext i18 %input_3_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_188"/></StgValue>
</operation>

<operation id="3027" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2488  %OP2_V_188 = sext i18 %matrix_3_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_188"/></StgValue>
</operation>

<operation id="3028" st_id="22" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2489  %p_Val2_16_188 = mul nsw i36 %OP1_V_188, %OP2_V_188

]]></Node>
<StgValue><ssdm name="p_Val2_16_188"/></StgValue>
</operation>

<operation id="3029" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2497  %matrix_3_V_load_37 = load i18* %matrix_3_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_37"/></StgValue>
</operation>

<operation id="3030" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2505  %input_3_V_load_38 = load i18* %input_3_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_38"/></StgValue>
</operation>

<operation id="3031" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2507  %matrix_3_V_load_38 = load i18* %matrix_3_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_38"/></StgValue>
</operation>

<operation id="3032" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2515  %input_3_V_load_39 = load i18* %input_3_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_39"/></StgValue>
</operation>

<operation id="3033" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2517  %matrix_3_V_load_39 = load i18* %matrix_3_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_39"/></StgValue>
</operation>

<operation id="3034" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2524  %input_3_V_addr_40 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_3_V_addr_40"/></StgValue>
</operation>

<operation id="3035" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2525  %input_3_V_load_40 = load i18* %input_3_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_40"/></StgValue>
</operation>

<operation id="3036" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2527  %matrix_3_V_load_40 = load i18* %matrix_3_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_40"/></StgValue>
</operation>

<operation id="3037" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2534  %input_3_V_addr_41 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_3_V_addr_41"/></StgValue>
</operation>

<operation id="3038" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2535  %input_3_V_load_41 = load i18* %input_3_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_41"/></StgValue>
</operation>

<operation id="3039" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3007  %matrix_4_V_load_37 = load i18* %matrix_4_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_37"/></StgValue>
</operation>

<operation id="3040" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3015  %input_4_V_load_38 = load i18* %input_4_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_38"/></StgValue>
</operation>

<operation id="3041" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3017  %matrix_4_V_load_38 = load i18* %matrix_4_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_38"/></StgValue>
</operation>

<operation id="3042" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3025  %input_4_V_load_39 = load i18* %input_4_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_39"/></StgValue>
</operation>

<operation id="3043" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3027  %matrix_4_V_load_39 = load i18* %matrix_4_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_39"/></StgValue>
</operation>

<operation id="3044" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3034  %input_4_V_addr_40 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_4_V_addr_40"/></StgValue>
</operation>

<operation id="3045" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3035  %input_4_V_load_40 = load i18* %input_4_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_40"/></StgValue>
</operation>

<operation id="3046" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3037  %matrix_4_V_load_40 = load i18* %matrix_4_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_40"/></StgValue>
</operation>

<operation id="3047" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3044  %input_4_V_addr_41 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_4_V_addr_41"/></StgValue>
</operation>

<operation id="3048" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3045  %input_4_V_load_41 = load i18* %input_4_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_41"/></StgValue>
</operation>

<operation id="3049" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3517  %matrix_5_V_load_37 = load i18* %matrix_5_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_37"/></StgValue>
</operation>

<operation id="3050" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3525  %input_5_V_load_38 = load i18* %input_5_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_38"/></StgValue>
</operation>

<operation id="3051" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3527  %matrix_5_V_load_38 = load i18* %matrix_5_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_38"/></StgValue>
</operation>

<operation id="3052" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3535  %input_5_V_load_39 = load i18* %input_5_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_39"/></StgValue>
</operation>

<operation id="3053" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3537  %matrix_5_V_load_39 = load i18* %matrix_5_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_39"/></StgValue>
</operation>

<operation id="3054" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3544  %input_5_V_addr_40 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_5_V_addr_40"/></StgValue>
</operation>

<operation id="3055" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3545  %input_5_V_load_40 = load i18* %input_5_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_40"/></StgValue>
</operation>

<operation id="3056" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3547  %matrix_5_V_load_40 = load i18* %matrix_5_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_40"/></StgValue>
</operation>

<operation id="3057" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3554  %input_5_V_addr_41 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_5_V_addr_41"/></StgValue>
</operation>

<operation id="3058" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3555  %input_5_V_load_41 = load i18* %input_5_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_41"/></StgValue>
</operation>

<operation id="3059" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4027  %matrix_6_V_load_37 = load i18* %matrix_6_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_37"/></StgValue>
</operation>

<operation id="3060" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4035  %input_6_V_load_38 = load i18* %input_6_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_38"/></StgValue>
</operation>

<operation id="3061" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4037  %matrix_6_V_load_38 = load i18* %matrix_6_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_38"/></StgValue>
</operation>

<operation id="3062" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4045  %input_6_V_load_39 = load i18* %input_6_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_39"/></StgValue>
</operation>

<operation id="3063" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4047  %matrix_6_V_load_39 = load i18* %matrix_6_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_39"/></StgValue>
</operation>

<operation id="3064" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4054  %input_6_V_addr_40 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_6_V_addr_40"/></StgValue>
</operation>

<operation id="3065" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4055  %input_6_V_load_40 = load i18* %input_6_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_40"/></StgValue>
</operation>

<operation id="3066" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4057  %matrix_6_V_load_40 = load i18* %matrix_6_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_40"/></StgValue>
</operation>

<operation id="3067" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4064  %input_6_V_addr_41 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_6_V_addr_41"/></StgValue>
</operation>

<operation id="3068" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4065  %input_6_V_load_41 = load i18* %input_6_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_41"/></StgValue>
</operation>

<operation id="3069" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4545  %input_7_V_load_38 = load i18* %input_7_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_38"/></StgValue>
</operation>

<operation id="3070" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4547  %matrix_7_V_load_38 = load i18* %matrix_7_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_38"/></StgValue>
</operation>

<operation id="3071" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4555  %input_7_V_load_39 = load i18* %input_7_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_39"/></StgValue>
</operation>

<operation id="3072" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4557  %matrix_7_V_load_39 = load i18* %matrix_7_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_39"/></StgValue>
</operation>

<operation id="3073" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4564  %input_7_V_addr_40 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_7_V_addr_40"/></StgValue>
</operation>

<operation id="3074" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4565  %input_7_V_load_40 = load i18* %input_7_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_40"/></StgValue>
</operation>

<operation id="3075" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4567  %matrix_7_V_load_40 = load i18* %matrix_7_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_40"/></StgValue>
</operation>

<operation id="3076" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4574  %input_7_V_addr_41 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_7_V_addr_41"/></StgValue>
</operation>

<operation id="3077" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4575  %input_7_V_load_41 = load i18* %input_7_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_41"/></StgValue>
</operation>

<operation id="3078" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4577  %matrix_7_V_load_41 = load i18* %matrix_7_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="3079" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:129  %tmp_103_cast = zext i11 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="3080" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:130  %matrix_0_V_addr_41 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_41"/></StgValue>
</operation>

<operation id="3081" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:132  %tmp_104_cast = zext i11 %tmp_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="3082" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:133  %matrix_0_V_addr_42 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_42"/></StgValue>
</operation>

<operation id="3083" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:134  %tmp_97 = add i11 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3084" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:137  %tmp_98 = add i11 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="3085" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:199  %matrix_1_V_addr_41 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_41"/></StgValue>
</operation>

<operation id="3086" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:200  %matrix_1_V_addr_42 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_42"/></StgValue>
</operation>

<operation id="3087" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:250  %matrix_2_V_addr_41 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_41"/></StgValue>
</operation>

<operation id="3088" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:251  %matrix_2_V_addr_42 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_42"/></StgValue>
</operation>

<operation id="3089" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:301  %matrix_3_V_addr_41 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_41"/></StgValue>
</operation>

<operation id="3090" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:302  %matrix_3_V_addr_42 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_42"/></StgValue>
</operation>

<operation id="3091" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:352  %matrix_4_V_addr_41 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_41"/></StgValue>
</operation>

<operation id="3092" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:353  %matrix_4_V_addr_42 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_42"/></StgValue>
</operation>

<operation id="3093" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:403  %matrix_5_V_addr_41 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_41"/></StgValue>
</operation>

<operation id="3094" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:404  %matrix_5_V_addr_42 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_42"/></StgValue>
</operation>

<operation id="3095" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:454  %matrix_6_V_addr_41 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_41"/></StgValue>
</operation>

<operation id="3096" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:455  %matrix_6_V_addr_42 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_42"/></StgValue>
</operation>

<operation id="3097" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:590  %tmp_155_cast = zext i11 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="3098" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:591  %matrix_7_V_addr_42 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_42"/></StgValue>
</operation>

<operation id="3099" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:593  %tmp_156_cast = zext i11 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="3100" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:594  %matrix_7_V_addr_43 = getelementptr [1100 x i18]* %matrix_7_V, i64 0, i64 %tmp_156_cast

]]></Node>
<StgValue><ssdm name="matrix_7_V_addr_43"/></StgValue>
</operation>

<operation id="3101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:931  %tmp_50_32 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_180, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_32"/></StgValue>
</operation>

<operation id="3102" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:932  %tmp_51_32_cast = sext i36 %p_Val2_16_32 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_32_cast"/></StgValue>
</operation>

<operation id="3103" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:933  %p_Val2_17_32 = add i38 %tmp_50_32, %tmp_51_32_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_32"/></StgValue>
</operation>

<operation id="3104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:940  %tmp_181 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_32, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="3105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:941  %tmp_50_33 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_181, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_33"/></StgValue>
</operation>

<operation id="3106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:942  %tmp_51_33_cast = sext i36 %p_Val2_16_33 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_33_cast"/></StgValue>
</operation>

<operation id="3107" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:943  %p_Val2_17_33 = add i38 %tmp_50_33, %tmp_51_33_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_33"/></StgValue>
</operation>

<operation id="3108" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:949  %p_Val2_16_34 = mul nsw i36 %OP1_V_34, %OP2_V_34

]]></Node>
<StgValue><ssdm name="p_Val2_16_34"/></StgValue>
</operation>

<operation id="3109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:950  %tmp_182 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_33, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="3110" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:959  %p_Val2_16_35 = mul nsw i36 %OP1_V_35, %OP2_V_35

]]></Node>
<StgValue><ssdm name="p_Val2_16_35"/></StgValue>
</operation>

<operation id="3111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:966  %OP1_V_36 = sext i18 %input_0_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_36"/></StgValue>
</operation>

<operation id="3112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:968  %OP2_V_36 = sext i18 %matrix_0_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_36"/></StgValue>
</operation>

<operation id="3113" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:969  %p_Val2_16_36 = mul nsw i36 %OP1_V_36, %OP2_V_36

]]></Node>
<StgValue><ssdm name="p_Val2_16_36"/></StgValue>
</operation>

<operation id="3114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:976  %OP1_V_37 = sext i18 %input_0_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_37"/></StgValue>
</operation>

<operation id="3115" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:978  %OP2_V_37 = sext i18 %matrix_0_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_37"/></StgValue>
</operation>

<operation id="3116" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:979  %p_Val2_16_37 = mul nsw i36 %OP1_V_37, %OP2_V_37

]]></Node>
<StgValue><ssdm name="p_Val2_16_37"/></StgValue>
</operation>

<operation id="3117" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:987  %matrix_0_V_load_39 = load i18* %matrix_0_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_39"/></StgValue>
</operation>

<operation id="3118" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:995  %input_0_V_load_40 = load i18* %input_0_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_40"/></StgValue>
</operation>

<operation id="3119" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:997  %matrix_0_V_load_40 = load i18* %matrix_0_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_40"/></StgValue>
</operation>

<operation id="3120" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1005  %input_0_V_load_41 = load i18* %input_0_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_41"/></StgValue>
</operation>

<operation id="3121" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1007  %matrix_0_V_load_41 = load i18* %matrix_0_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_41"/></StgValue>
</operation>

<operation id="3122" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1014  %input_0_V_addr_42 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_0_V_addr_42"/></StgValue>
</operation>

<operation id="3123" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1015  %input_0_V_load_42 = load i18* %input_0_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_42"/></StgValue>
</operation>

<operation id="3124" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1017  %matrix_0_V_load_42 = load i18* %matrix_0_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_42"/></StgValue>
</operation>

<operation id="3125" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1024  %input_0_V_addr_43 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_0_V_addr_43"/></StgValue>
</operation>

<operation id="3126" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1025  %input_0_V_load_43 = load i18* %input_0_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_43"/></StgValue>
</operation>

<operation id="3127" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1459  %p_Val2_16_85 = mul nsw i36 %OP1_V_85, %OP2_V_85

]]></Node>
<StgValue><ssdm name="p_Val2_16_85"/></StgValue>
</operation>

<operation id="3128" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1469  %p_Val2_16_86 = mul nsw i36 %OP1_V_86, %OP2_V_86

]]></Node>
<StgValue><ssdm name="p_Val2_16_86"/></StgValue>
</operation>

<operation id="3129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1476  %OP1_V_87 = sext i18 %input_1_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_87"/></StgValue>
</operation>

<operation id="3130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1478  %OP2_V_87 = sext i18 %matrix_1_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_87"/></StgValue>
</operation>

<operation id="3131" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1479  %p_Val2_16_87 = mul nsw i36 %OP1_V_87, %OP2_V_87

]]></Node>
<StgValue><ssdm name="p_Val2_16_87"/></StgValue>
</operation>

<operation id="3132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1486  %OP1_V_88 = sext i18 %input_1_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_88"/></StgValue>
</operation>

<operation id="3133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1488  %OP2_V_88 = sext i18 %matrix_1_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_88"/></StgValue>
</operation>

<operation id="3134" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1489  %p_Val2_16_88 = mul nsw i36 %OP1_V_88, %OP2_V_88

]]></Node>
<StgValue><ssdm name="p_Val2_16_88"/></StgValue>
</operation>

<operation id="3135" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1497  %matrix_1_V_load_39 = load i18* %matrix_1_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_39"/></StgValue>
</operation>

<operation id="3136" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1505  %input_1_V_load_40 = load i18* %input_1_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_40"/></StgValue>
</operation>

<operation id="3137" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1507  %matrix_1_V_load_40 = load i18* %matrix_1_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_40"/></StgValue>
</operation>

<operation id="3138" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1515  %input_1_V_load_41 = load i18* %input_1_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_41"/></StgValue>
</operation>

<operation id="3139" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1517  %matrix_1_V_load_41 = load i18* %matrix_1_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_41"/></StgValue>
</operation>

<operation id="3140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1524  %input_1_V_addr_42 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_1_V_addr_42"/></StgValue>
</operation>

<operation id="3141" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1525  %input_1_V_load_42 = load i18* %input_1_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_42"/></StgValue>
</operation>

<operation id="3142" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1527  %matrix_1_V_load_42 = load i18* %matrix_1_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_42"/></StgValue>
</operation>

<operation id="3143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1534  %input_1_V_addr_43 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_1_V_addr_43"/></StgValue>
</operation>

<operation id="3144" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1535  %input_1_V_load_43 = load i18* %input_1_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_43"/></StgValue>
</operation>

<operation id="3145" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1969  %p_Val2_16_136 = mul nsw i36 %OP1_V_136, %OP2_V_136

]]></Node>
<StgValue><ssdm name="p_Val2_16_136"/></StgValue>
</operation>

<operation id="3146" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1979  %p_Val2_16_137 = mul nsw i36 %OP1_V_137, %OP2_V_137

]]></Node>
<StgValue><ssdm name="p_Val2_16_137"/></StgValue>
</operation>

<operation id="3147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1986  %OP1_V_138 = sext i18 %input_2_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_138"/></StgValue>
</operation>

<operation id="3148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1988  %OP2_V_138 = sext i18 %matrix_2_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_138"/></StgValue>
</operation>

<operation id="3149" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1989  %p_Val2_16_138 = mul nsw i36 %OP1_V_138, %OP2_V_138

]]></Node>
<StgValue><ssdm name="p_Val2_16_138"/></StgValue>
</operation>

<operation id="3150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1996  %OP1_V_139 = sext i18 %input_2_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_139"/></StgValue>
</operation>

<operation id="3151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1998  %OP2_V_139 = sext i18 %matrix_2_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_139"/></StgValue>
</operation>

<operation id="3152" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1999  %p_Val2_16_139 = mul nsw i36 %OP1_V_139, %OP2_V_139

]]></Node>
<StgValue><ssdm name="p_Val2_16_139"/></StgValue>
</operation>

<operation id="3153" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2007  %matrix_2_V_load_39 = load i18* %matrix_2_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_39"/></StgValue>
</operation>

<operation id="3154" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2015  %input_2_V_load_40 = load i18* %input_2_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_40"/></StgValue>
</operation>

<operation id="3155" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2017  %matrix_2_V_load_40 = load i18* %matrix_2_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_40"/></StgValue>
</operation>

<operation id="3156" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2025  %input_2_V_load_41 = load i18* %input_2_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_41"/></StgValue>
</operation>

<operation id="3157" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2027  %matrix_2_V_load_41 = load i18* %matrix_2_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_41"/></StgValue>
</operation>

<operation id="3158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2034  %input_2_V_addr_42 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_2_V_addr_42"/></StgValue>
</operation>

<operation id="3159" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2035  %input_2_V_load_42 = load i18* %input_2_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_42"/></StgValue>
</operation>

<operation id="3160" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2037  %matrix_2_V_load_42 = load i18* %matrix_2_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_42"/></StgValue>
</operation>

<operation id="3161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2044  %input_2_V_addr_43 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_2_V_addr_43"/></StgValue>
</operation>

<operation id="3162" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2045  %input_2_V_load_43 = load i18* %input_2_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_43"/></StgValue>
</operation>

<operation id="3163" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2479  %p_Val2_16_187 = mul nsw i36 %OP1_V_187, %OP2_V_187

]]></Node>
<StgValue><ssdm name="p_Val2_16_187"/></StgValue>
</operation>

<operation id="3164" st_id="23" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2489  %p_Val2_16_188 = mul nsw i36 %OP1_V_188, %OP2_V_188

]]></Node>
<StgValue><ssdm name="p_Val2_16_188"/></StgValue>
</operation>

<operation id="3165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2496  %OP1_V_189 = sext i18 %input_3_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_189"/></StgValue>
</operation>

<operation id="3166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2498  %OP2_V_189 = sext i18 %matrix_3_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_189"/></StgValue>
</operation>

<operation id="3167" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2499  %p_Val2_16_189 = mul nsw i36 %OP1_V_189, %OP2_V_189

]]></Node>
<StgValue><ssdm name="p_Val2_16_189"/></StgValue>
</operation>

<operation id="3168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2506  %OP1_V_190 = sext i18 %input_3_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_190"/></StgValue>
</operation>

<operation id="3169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2508  %OP2_V_190 = sext i18 %matrix_3_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_190"/></StgValue>
</operation>

<operation id="3170" st_id="23" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2509  %p_Val2_16_190 = mul nsw i36 %OP1_V_190, %OP2_V_190

]]></Node>
<StgValue><ssdm name="p_Val2_16_190"/></StgValue>
</operation>

<operation id="3171" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2517  %matrix_3_V_load_39 = load i18* %matrix_3_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_39"/></StgValue>
</operation>

<operation id="3172" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2525  %input_3_V_load_40 = load i18* %input_3_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_40"/></StgValue>
</operation>

<operation id="3173" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2527  %matrix_3_V_load_40 = load i18* %matrix_3_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_40"/></StgValue>
</operation>

<operation id="3174" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2535  %input_3_V_load_41 = load i18* %input_3_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_41"/></StgValue>
</operation>

<operation id="3175" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2537  %matrix_3_V_load_41 = load i18* %matrix_3_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_41"/></StgValue>
</operation>

<operation id="3176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2544  %input_3_V_addr_42 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_3_V_addr_42"/></StgValue>
</operation>

<operation id="3177" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2545  %input_3_V_load_42 = load i18* %input_3_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_42"/></StgValue>
</operation>

<operation id="3178" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2547  %matrix_3_V_load_42 = load i18* %matrix_3_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_42"/></StgValue>
</operation>

<operation id="3179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2554  %input_3_V_addr_43 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_3_V_addr_43"/></StgValue>
</operation>

<operation id="3180" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2555  %input_3_V_load_43 = load i18* %input_3_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_43"/></StgValue>
</operation>

<operation id="3181" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3027  %matrix_4_V_load_39 = load i18* %matrix_4_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_39"/></StgValue>
</operation>

<operation id="3182" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3035  %input_4_V_load_40 = load i18* %input_4_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_40"/></StgValue>
</operation>

<operation id="3183" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3037  %matrix_4_V_load_40 = load i18* %matrix_4_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_40"/></StgValue>
</operation>

<operation id="3184" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3045  %input_4_V_load_41 = load i18* %input_4_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_41"/></StgValue>
</operation>

<operation id="3185" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3047  %matrix_4_V_load_41 = load i18* %matrix_4_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_41"/></StgValue>
</operation>

<operation id="3186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3054  %input_4_V_addr_42 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_4_V_addr_42"/></StgValue>
</operation>

<operation id="3187" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3055  %input_4_V_load_42 = load i18* %input_4_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_42"/></StgValue>
</operation>

<operation id="3188" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3057  %matrix_4_V_load_42 = load i18* %matrix_4_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_42"/></StgValue>
</operation>

<operation id="3189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3064  %input_4_V_addr_43 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_4_V_addr_43"/></StgValue>
</operation>

<operation id="3190" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3065  %input_4_V_load_43 = load i18* %input_4_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_43"/></StgValue>
</operation>

<operation id="3191" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3537  %matrix_5_V_load_39 = load i18* %matrix_5_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_39"/></StgValue>
</operation>

<operation id="3192" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3545  %input_5_V_load_40 = load i18* %input_5_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_40"/></StgValue>
</operation>

<operation id="3193" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3547  %matrix_5_V_load_40 = load i18* %matrix_5_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_40"/></StgValue>
</operation>

<operation id="3194" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3555  %input_5_V_load_41 = load i18* %input_5_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_41"/></StgValue>
</operation>

<operation id="3195" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3557  %matrix_5_V_load_41 = load i18* %matrix_5_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_41"/></StgValue>
</operation>

<operation id="3196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3564  %input_5_V_addr_42 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_5_V_addr_42"/></StgValue>
</operation>

<operation id="3197" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3565  %input_5_V_load_42 = load i18* %input_5_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_42"/></StgValue>
</operation>

<operation id="3198" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3567  %matrix_5_V_load_42 = load i18* %matrix_5_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_42"/></StgValue>
</operation>

<operation id="3199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3574  %input_5_V_addr_43 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_5_V_addr_43"/></StgValue>
</operation>

<operation id="3200" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3575  %input_5_V_load_43 = load i18* %input_5_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_43"/></StgValue>
</operation>

<operation id="3201" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4047  %matrix_6_V_load_39 = load i18* %matrix_6_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_39"/></StgValue>
</operation>

<operation id="3202" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4055  %input_6_V_load_40 = load i18* %input_6_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_40"/></StgValue>
</operation>

<operation id="3203" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4057  %matrix_6_V_load_40 = load i18* %matrix_6_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_40"/></StgValue>
</operation>

<operation id="3204" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4065  %input_6_V_load_41 = load i18* %input_6_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_41"/></StgValue>
</operation>

<operation id="3205" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4067  %matrix_6_V_load_41 = load i18* %matrix_6_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_41"/></StgValue>
</operation>

<operation id="3206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4074  %input_6_V_addr_42 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_6_V_addr_42"/></StgValue>
</operation>

<operation id="3207" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4075  %input_6_V_load_42 = load i18* %input_6_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_42"/></StgValue>
</operation>

<operation id="3208" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4077  %matrix_6_V_load_42 = load i18* %matrix_6_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_42"/></StgValue>
</operation>

<operation id="3209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4084  %input_6_V_addr_43 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_6_V_addr_43"/></StgValue>
</operation>

<operation id="3210" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4085  %input_6_V_load_43 = load i18* %input_6_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_43"/></StgValue>
</operation>

<operation id="3211" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4565  %input_7_V_load_40 = load i18* %input_7_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_40"/></StgValue>
</operation>

<operation id="3212" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4567  %matrix_7_V_load_40 = load i18* %matrix_7_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_40"/></StgValue>
</operation>

<operation id="3213" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4575  %input_7_V_load_41 = load i18* %input_7_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_41"/></StgValue>
</operation>

<operation id="3214" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4577  %matrix_7_V_load_41 = load i18* %matrix_7_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_41"/></StgValue>
</operation>

<operation id="3215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4584  %input_7_V_addr_42 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_7_V_addr_42"/></StgValue>
</operation>

<operation id="3216" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4585  %input_7_V_load_42 = load i18* %input_7_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_42"/></StgValue>
</operation>

<operation id="3217" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4587  %matrix_7_V_load_42 = load i18* %matrix_7_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_42"/></StgValue>
</operation>

<operation id="3218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4594  %input_7_V_addr_43 = getelementptr [44 x i18]* %input_7_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_7_V_addr_43"/></StgValue>
</operation>

<operation id="3219" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4595  %input_7_V_load_43 = load i18* %input_7_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_43"/></StgValue>
</operation>

<operation id="3220" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4597  %matrix_7_V_load_43 = load i18* %matrix_7_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="3221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:135  %tmp_105_cast = zext i11 %tmp_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="3222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:136  %matrix_0_V_addr_43 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_43"/></StgValue>
</operation>

<operation id="3223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:138  %tmp_106_cast = zext i11 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="3224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:139  %matrix_0_V_addr_44 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_44"/></StgValue>
</operation>

<operation id="3225" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:140  %tmp_99 = add i11 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3226" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:143  %tmp_100 = add i11 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:201  %matrix_1_V_addr_43 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_43"/></StgValue>
</operation>

<operation id="3228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:202  %matrix_1_V_addr_44 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_44"/></StgValue>
</operation>

<operation id="3229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:252  %matrix_2_V_addr_43 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_43"/></StgValue>
</operation>

<operation id="3230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:253  %matrix_2_V_addr_44 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_44"/></StgValue>
</operation>

<operation id="3231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:303  %matrix_3_V_addr_43 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_43"/></StgValue>
</operation>

<operation id="3232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:304  %matrix_3_V_addr_44 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_44"/></StgValue>
</operation>

<operation id="3233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:354  %matrix_4_V_addr_43 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_43"/></StgValue>
</operation>

<operation id="3234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:355  %matrix_4_V_addr_44 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_44"/></StgValue>
</operation>

<operation id="3235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:405  %matrix_5_V_addr_43 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_43"/></StgValue>
</operation>

<operation id="3236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:406  %matrix_5_V_addr_44 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_44"/></StgValue>
</operation>

<operation id="3237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:456  %matrix_6_V_addr_43 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_43"/></StgValue>
</operation>

<operation id="3238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:457  %matrix_6_V_addr_44 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_44"/></StgValue>
</operation>

<operation id="3239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:951  %tmp_50_34 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_182, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_34"/></StgValue>
</operation>

<operation id="3240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:952  %tmp_51_34_cast = sext i36 %p_Val2_16_34 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_34_cast"/></StgValue>
</operation>

<operation id="3241" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:953  %p_Val2_17_34 = add i38 %tmp_50_34, %tmp_51_34_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_34"/></StgValue>
</operation>

<operation id="3242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:960  %tmp_183 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_34, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="3243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:961  %tmp_50_35 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_183, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_35"/></StgValue>
</operation>

<operation id="3244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:962  %tmp_51_35_cast = sext i36 %p_Val2_16_35 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_35_cast"/></StgValue>
</operation>

<operation id="3245" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:963  %p_Val2_17_35 = add i38 %tmp_50_35, %tmp_51_35_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_35"/></StgValue>
</operation>

<operation id="3246" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:969  %p_Val2_16_36 = mul nsw i36 %OP1_V_36, %OP2_V_36

]]></Node>
<StgValue><ssdm name="p_Val2_16_36"/></StgValue>
</operation>

<operation id="3247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:970  %tmp_184 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_35, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3248" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:979  %p_Val2_16_37 = mul nsw i36 %OP1_V_37, %OP2_V_37

]]></Node>
<StgValue><ssdm name="p_Val2_16_37"/></StgValue>
</operation>

<operation id="3249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:986  %OP1_V_38 = sext i18 %input_0_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_38"/></StgValue>
</operation>

<operation id="3250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:988  %OP2_V_38 = sext i18 %matrix_0_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_38"/></StgValue>
</operation>

<operation id="3251" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:989  %p_Val2_16_38 = mul nsw i36 %OP1_V_38, %OP2_V_38

]]></Node>
<StgValue><ssdm name="p_Val2_16_38"/></StgValue>
</operation>

<operation id="3252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:996  %OP1_V_39 = sext i18 %input_0_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_39"/></StgValue>
</operation>

<operation id="3253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:998  %OP2_V_39 = sext i18 %matrix_0_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_39"/></StgValue>
</operation>

<operation id="3254" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:999  %p_Val2_16_39 = mul nsw i36 %OP1_V_39, %OP2_V_39

]]></Node>
<StgValue><ssdm name="p_Val2_16_39"/></StgValue>
</operation>

<operation id="3255" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1007  %matrix_0_V_load_41 = load i18* %matrix_0_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_41"/></StgValue>
</operation>

<operation id="3256" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1015  %input_0_V_load_42 = load i18* %input_0_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_42"/></StgValue>
</operation>

<operation id="3257" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1017  %matrix_0_V_load_42 = load i18* %matrix_0_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_42"/></StgValue>
</operation>

<operation id="3258" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1025  %input_0_V_load_43 = load i18* %input_0_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_43"/></StgValue>
</operation>

<operation id="3259" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1027  %matrix_0_V_load_43 = load i18* %matrix_0_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_43"/></StgValue>
</operation>

<operation id="3260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1034  %input_0_V_addr_44 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_0_V_addr_44"/></StgValue>
</operation>

<operation id="3261" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1035  %input_0_V_load_44 = load i18* %input_0_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_44"/></StgValue>
</operation>

<operation id="3262" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1037  %matrix_0_V_load_44 = load i18* %matrix_0_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_44"/></StgValue>
</operation>

<operation id="3263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1044  %input_0_V_addr_45 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_0_V_addr_45"/></StgValue>
</operation>

<operation id="3264" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1045  %input_0_V_load_45 = load i18* %input_0_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_45"/></StgValue>
</operation>

<operation id="3265" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1479  %p_Val2_16_87 = mul nsw i36 %OP1_V_87, %OP2_V_87

]]></Node>
<StgValue><ssdm name="p_Val2_16_87"/></StgValue>
</operation>

<operation id="3266" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1489  %p_Val2_16_88 = mul nsw i36 %OP1_V_88, %OP2_V_88

]]></Node>
<StgValue><ssdm name="p_Val2_16_88"/></StgValue>
</operation>

<operation id="3267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1496  %OP1_V_89 = sext i18 %input_1_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_89"/></StgValue>
</operation>

<operation id="3268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1498  %OP2_V_89 = sext i18 %matrix_1_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_89"/></StgValue>
</operation>

<operation id="3269" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1499  %p_Val2_16_89 = mul nsw i36 %OP1_V_89, %OP2_V_89

]]></Node>
<StgValue><ssdm name="p_Val2_16_89"/></StgValue>
</operation>

<operation id="3270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1506  %OP1_V_90 = sext i18 %input_1_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_90"/></StgValue>
</operation>

<operation id="3271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1508  %OP2_V_90 = sext i18 %matrix_1_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_90"/></StgValue>
</operation>

<operation id="3272" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1509  %p_Val2_16_90 = mul nsw i36 %OP1_V_90, %OP2_V_90

]]></Node>
<StgValue><ssdm name="p_Val2_16_90"/></StgValue>
</operation>

<operation id="3273" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1517  %matrix_1_V_load_41 = load i18* %matrix_1_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_41"/></StgValue>
</operation>

<operation id="3274" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1525  %input_1_V_load_42 = load i18* %input_1_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_42"/></StgValue>
</operation>

<operation id="3275" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1527  %matrix_1_V_load_42 = load i18* %matrix_1_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_42"/></StgValue>
</operation>

<operation id="3276" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1535  %input_1_V_load_43 = load i18* %input_1_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_43"/></StgValue>
</operation>

<operation id="3277" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1537  %matrix_1_V_load_43 = load i18* %matrix_1_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_43"/></StgValue>
</operation>

<operation id="3278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1544  %input_1_V_addr_44 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_1_V_addr_44"/></StgValue>
</operation>

<operation id="3279" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1545  %input_1_V_load_44 = load i18* %input_1_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_44"/></StgValue>
</operation>

<operation id="3280" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1547  %matrix_1_V_load_44 = load i18* %matrix_1_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_44"/></StgValue>
</operation>

<operation id="3281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1554  %input_1_V_addr_45 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_1_V_addr_45"/></StgValue>
</operation>

<operation id="3282" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1555  %input_1_V_load_45 = load i18* %input_1_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_45"/></StgValue>
</operation>

<operation id="3283" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1989  %p_Val2_16_138 = mul nsw i36 %OP1_V_138, %OP2_V_138

]]></Node>
<StgValue><ssdm name="p_Val2_16_138"/></StgValue>
</operation>

<operation id="3284" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1999  %p_Val2_16_139 = mul nsw i36 %OP1_V_139, %OP2_V_139

]]></Node>
<StgValue><ssdm name="p_Val2_16_139"/></StgValue>
</operation>

<operation id="3285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2006  %OP1_V_140 = sext i18 %input_2_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_140"/></StgValue>
</operation>

<operation id="3286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2008  %OP2_V_140 = sext i18 %matrix_2_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_140"/></StgValue>
</operation>

<operation id="3287" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2009  %p_Val2_16_140 = mul nsw i36 %OP1_V_140, %OP2_V_140

]]></Node>
<StgValue><ssdm name="p_Val2_16_140"/></StgValue>
</operation>

<operation id="3288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2016  %OP1_V_141 = sext i18 %input_2_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_141"/></StgValue>
</operation>

<operation id="3289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2018  %OP2_V_141 = sext i18 %matrix_2_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_141"/></StgValue>
</operation>

<operation id="3290" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2019  %p_Val2_16_141 = mul nsw i36 %OP1_V_141, %OP2_V_141

]]></Node>
<StgValue><ssdm name="p_Val2_16_141"/></StgValue>
</operation>

<operation id="3291" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2027  %matrix_2_V_load_41 = load i18* %matrix_2_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_41"/></StgValue>
</operation>

<operation id="3292" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2035  %input_2_V_load_42 = load i18* %input_2_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_42"/></StgValue>
</operation>

<operation id="3293" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2037  %matrix_2_V_load_42 = load i18* %matrix_2_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_42"/></StgValue>
</operation>

<operation id="3294" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2045  %input_2_V_load_43 = load i18* %input_2_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_43"/></StgValue>
</operation>

<operation id="3295" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2047  %matrix_2_V_load_43 = load i18* %matrix_2_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_43"/></StgValue>
</operation>

<operation id="3296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2054  %input_2_V_addr_44 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_2_V_addr_44"/></StgValue>
</operation>

<operation id="3297" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2055  %input_2_V_load_44 = load i18* %input_2_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_44"/></StgValue>
</operation>

<operation id="3298" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2057  %matrix_2_V_load_44 = load i18* %matrix_2_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_44"/></StgValue>
</operation>

<operation id="3299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2064  %input_2_V_addr_45 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_2_V_addr_45"/></StgValue>
</operation>

<operation id="3300" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2065  %input_2_V_load_45 = load i18* %input_2_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_45"/></StgValue>
</operation>

<operation id="3301" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2499  %p_Val2_16_189 = mul nsw i36 %OP1_V_189, %OP2_V_189

]]></Node>
<StgValue><ssdm name="p_Val2_16_189"/></StgValue>
</operation>

<operation id="3302" st_id="24" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2509  %p_Val2_16_190 = mul nsw i36 %OP1_V_190, %OP2_V_190

]]></Node>
<StgValue><ssdm name="p_Val2_16_190"/></StgValue>
</operation>

<operation id="3303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2516  %OP1_V_191 = sext i18 %input_3_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_191"/></StgValue>
</operation>

<operation id="3304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2518  %OP2_V_191 = sext i18 %matrix_3_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_191"/></StgValue>
</operation>

<operation id="3305" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2519  %p_Val2_16_191 = mul nsw i36 %OP1_V_191, %OP2_V_191

]]></Node>
<StgValue><ssdm name="p_Val2_16_191"/></StgValue>
</operation>

<operation id="3306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2526  %OP1_V_192 = sext i18 %input_3_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_192"/></StgValue>
</operation>

<operation id="3307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2528  %OP2_V_192 = sext i18 %matrix_3_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_192"/></StgValue>
</operation>

<operation id="3308" st_id="24" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2529  %p_Val2_16_192 = mul nsw i36 %OP1_V_192, %OP2_V_192

]]></Node>
<StgValue><ssdm name="p_Val2_16_192"/></StgValue>
</operation>

<operation id="3309" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2537  %matrix_3_V_load_41 = load i18* %matrix_3_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_41"/></StgValue>
</operation>

<operation id="3310" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2545  %input_3_V_load_42 = load i18* %input_3_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_42"/></StgValue>
</operation>

<operation id="3311" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2547  %matrix_3_V_load_42 = load i18* %matrix_3_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_42"/></StgValue>
</operation>

<operation id="3312" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2555  %input_3_V_load_43 = load i18* %input_3_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_43"/></StgValue>
</operation>

<operation id="3313" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2557  %matrix_3_V_load_43 = load i18* %matrix_3_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_43"/></StgValue>
</operation>

<operation id="3314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2564  %input_3_V_addr_44 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_3_V_addr_44"/></StgValue>
</operation>

<operation id="3315" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2565  %input_3_V_load_44 = load i18* %input_3_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_44"/></StgValue>
</operation>

<operation id="3316" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2567  %matrix_3_V_load_44 = load i18* %matrix_3_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_44"/></StgValue>
</operation>

<operation id="3317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2574  %input_3_V_addr_45 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_3_V_addr_45"/></StgValue>
</operation>

<operation id="3318" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2575  %input_3_V_load_45 = load i18* %input_3_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_45"/></StgValue>
</operation>

<operation id="3319" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3047  %matrix_4_V_load_41 = load i18* %matrix_4_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_41"/></StgValue>
</operation>

<operation id="3320" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3055  %input_4_V_load_42 = load i18* %input_4_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_42"/></StgValue>
</operation>

<operation id="3321" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3057  %matrix_4_V_load_42 = load i18* %matrix_4_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_42"/></StgValue>
</operation>

<operation id="3322" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3065  %input_4_V_load_43 = load i18* %input_4_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_43"/></StgValue>
</operation>

<operation id="3323" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3067  %matrix_4_V_load_43 = load i18* %matrix_4_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_43"/></StgValue>
</operation>

<operation id="3324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3074  %input_4_V_addr_44 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_4_V_addr_44"/></StgValue>
</operation>

<operation id="3325" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3075  %input_4_V_load_44 = load i18* %input_4_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_44"/></StgValue>
</operation>

<operation id="3326" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3077  %matrix_4_V_load_44 = load i18* %matrix_4_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_44"/></StgValue>
</operation>

<operation id="3327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3084  %input_4_V_addr_45 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_4_V_addr_45"/></StgValue>
</operation>

<operation id="3328" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3085  %input_4_V_load_45 = load i18* %input_4_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_45"/></StgValue>
</operation>

<operation id="3329" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3557  %matrix_5_V_load_41 = load i18* %matrix_5_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_41"/></StgValue>
</operation>

<operation id="3330" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3565  %input_5_V_load_42 = load i18* %input_5_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_42"/></StgValue>
</operation>

<operation id="3331" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3567  %matrix_5_V_load_42 = load i18* %matrix_5_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_42"/></StgValue>
</operation>

<operation id="3332" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3575  %input_5_V_load_43 = load i18* %input_5_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_43"/></StgValue>
</operation>

<operation id="3333" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3577  %matrix_5_V_load_43 = load i18* %matrix_5_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_43"/></StgValue>
</operation>

<operation id="3334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3584  %input_5_V_addr_44 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_5_V_addr_44"/></StgValue>
</operation>

<operation id="3335" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3585  %input_5_V_load_44 = load i18* %input_5_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_44"/></StgValue>
</operation>

<operation id="3336" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3587  %matrix_5_V_load_44 = load i18* %matrix_5_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_44"/></StgValue>
</operation>

<operation id="3337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3594  %input_5_V_addr_45 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_5_V_addr_45"/></StgValue>
</operation>

<operation id="3338" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3595  %input_5_V_load_45 = load i18* %input_5_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_45"/></StgValue>
</operation>

<operation id="3339" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4067  %matrix_6_V_load_41 = load i18* %matrix_6_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_41"/></StgValue>
</operation>

<operation id="3340" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4075  %input_6_V_load_42 = load i18* %input_6_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_42"/></StgValue>
</operation>

<operation id="3341" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4077  %matrix_6_V_load_42 = load i18* %matrix_6_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_42"/></StgValue>
</operation>

<operation id="3342" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4085  %input_6_V_load_43 = load i18* %input_6_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_43"/></StgValue>
</operation>

<operation id="3343" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4087  %matrix_6_V_load_43 = load i18* %matrix_6_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_43"/></StgValue>
</operation>

<operation id="3344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4094  %input_6_V_addr_44 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_6_V_addr_44"/></StgValue>
</operation>

<operation id="3345" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4095  %input_6_V_load_44 = load i18* %input_6_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_44"/></StgValue>
</operation>

<operation id="3346" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4097  %matrix_6_V_load_44 = load i18* %matrix_6_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_44"/></StgValue>
</operation>

<operation id="3347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4104  %input_6_V_addr_45 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_6_V_addr_45"/></StgValue>
</operation>

<operation id="3348" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4105  %input_6_V_load_45 = load i18* %input_6_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_45"/></StgValue>
</operation>

<operation id="3349" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4585  %input_7_V_load_42 = load i18* %input_7_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_42"/></StgValue>
</operation>

<operation id="3350" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4587  %matrix_7_V_load_42 = load i18* %matrix_7_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_42"/></StgValue>
</operation>

<operation id="3351" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4595  %input_7_V_load_43 = load i18* %input_7_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_7_V_load_43"/></StgValue>
</operation>

<operation id="3352" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4597  %matrix_7_V_load_43 = load i18* %matrix_7_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_7_V_load_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="3353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:141  %tmp_107_cast = zext i11 %tmp_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="3354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:142  %matrix_0_V_addr_45 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_45"/></StgValue>
</operation>

<operation id="3355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:144  %tmp_108_cast = zext i11 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="3356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:145  %matrix_0_V_addr_46 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_46"/></StgValue>
</operation>

<operation id="3357" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:146  %tmp_101 = add i11 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="3358" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:149  %tmp_102 = add i11 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="3359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:203  %matrix_1_V_addr_45 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_45"/></StgValue>
</operation>

<operation id="3360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:204  %matrix_1_V_addr_46 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_46"/></StgValue>
</operation>

<operation id="3361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:254  %matrix_2_V_addr_45 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_45"/></StgValue>
</operation>

<operation id="3362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:255  %matrix_2_V_addr_46 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_46"/></StgValue>
</operation>

<operation id="3363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:305  %matrix_3_V_addr_45 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_45"/></StgValue>
</operation>

<operation id="3364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:306  %matrix_3_V_addr_46 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_46"/></StgValue>
</operation>

<operation id="3365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:356  %matrix_4_V_addr_45 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_45"/></StgValue>
</operation>

<operation id="3366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:357  %matrix_4_V_addr_46 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_46"/></StgValue>
</operation>

<operation id="3367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:407  %matrix_5_V_addr_45 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_45"/></StgValue>
</operation>

<operation id="3368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:408  %matrix_5_V_addr_46 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_46"/></StgValue>
</operation>

<operation id="3369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:458  %matrix_6_V_addr_45 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_45"/></StgValue>
</operation>

<operation id="3370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:459  %matrix_6_V_addr_46 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_46"/></StgValue>
</operation>

<operation id="3371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:971  %tmp_50_36 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_184, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_36"/></StgValue>
</operation>

<operation id="3372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:972  %tmp_51_36_cast = sext i36 %p_Val2_16_36 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_36_cast"/></StgValue>
</operation>

<operation id="3373" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:973  %p_Val2_17_36 = add i38 %tmp_50_36, %tmp_51_36_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_36"/></StgValue>
</operation>

<operation id="3374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:980  %tmp_185 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_36, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:981  %tmp_50_37 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_185, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_37"/></StgValue>
</operation>

<operation id="3376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:982  %tmp_51_37_cast = sext i36 %p_Val2_16_37 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_37_cast"/></StgValue>
</operation>

<operation id="3377" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:983  %p_Val2_17_37 = add i38 %tmp_50_37, %tmp_51_37_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_37"/></StgValue>
</operation>

<operation id="3378" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:989  %p_Val2_16_38 = mul nsw i36 %OP1_V_38, %OP2_V_38

]]></Node>
<StgValue><ssdm name="p_Val2_16_38"/></StgValue>
</operation>

<operation id="3379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:990  %tmp_186 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_37, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3380" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:999  %p_Val2_16_39 = mul nsw i36 %OP1_V_39, %OP2_V_39

]]></Node>
<StgValue><ssdm name="p_Val2_16_39"/></StgValue>
</operation>

<operation id="3381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1006  %OP1_V_40 = sext i18 %input_0_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_40"/></StgValue>
</operation>

<operation id="3382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1008  %OP2_V_40 = sext i18 %matrix_0_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_40"/></StgValue>
</operation>

<operation id="3383" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1009  %p_Val2_16_40 = mul nsw i36 %OP1_V_40, %OP2_V_40

]]></Node>
<StgValue><ssdm name="p_Val2_16_40"/></StgValue>
</operation>

<operation id="3384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1016  %OP1_V_41 = sext i18 %input_0_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_41"/></StgValue>
</operation>

<operation id="3385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1018  %OP2_V_41 = sext i18 %matrix_0_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_41"/></StgValue>
</operation>

<operation id="3386" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1019  %p_Val2_16_41 = mul nsw i36 %OP1_V_41, %OP2_V_41

]]></Node>
<StgValue><ssdm name="p_Val2_16_41"/></StgValue>
</operation>

<operation id="3387" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1027  %matrix_0_V_load_43 = load i18* %matrix_0_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_43"/></StgValue>
</operation>

<operation id="3388" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1035  %input_0_V_load_44 = load i18* %input_0_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_44"/></StgValue>
</operation>

<operation id="3389" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1037  %matrix_0_V_load_44 = load i18* %matrix_0_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_44"/></StgValue>
</operation>

<operation id="3390" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1045  %input_0_V_load_45 = load i18* %input_0_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_45"/></StgValue>
</operation>

<operation id="3391" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1047  %matrix_0_V_load_45 = load i18* %matrix_0_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_45"/></StgValue>
</operation>

<operation id="3392" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1054  %input_0_V_addr_46 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_0_V_addr_46"/></StgValue>
</operation>

<operation id="3393" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1055  %input_0_V_load_46 = load i18* %input_0_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_46"/></StgValue>
</operation>

<operation id="3394" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1057  %matrix_0_V_load_46 = load i18* %matrix_0_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_46"/></StgValue>
</operation>

<operation id="3395" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1064  %input_0_V_addr_47 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_0_V_addr_47"/></StgValue>
</operation>

<operation id="3396" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1065  %input_0_V_load_47 = load i18* %input_0_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_47"/></StgValue>
</operation>

<operation id="3397" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1499  %p_Val2_16_89 = mul nsw i36 %OP1_V_89, %OP2_V_89

]]></Node>
<StgValue><ssdm name="p_Val2_16_89"/></StgValue>
</operation>

<operation id="3398" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1509  %p_Val2_16_90 = mul nsw i36 %OP1_V_90, %OP2_V_90

]]></Node>
<StgValue><ssdm name="p_Val2_16_90"/></StgValue>
</operation>

<operation id="3399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1516  %OP1_V_91 = sext i18 %input_1_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_91"/></StgValue>
</operation>

<operation id="3400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1518  %OP2_V_91 = sext i18 %matrix_1_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_91"/></StgValue>
</operation>

<operation id="3401" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1519  %p_Val2_16_91 = mul nsw i36 %OP1_V_91, %OP2_V_91

]]></Node>
<StgValue><ssdm name="p_Val2_16_91"/></StgValue>
</operation>

<operation id="3402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1526  %OP1_V_92 = sext i18 %input_1_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_92"/></StgValue>
</operation>

<operation id="3403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1528  %OP2_V_92 = sext i18 %matrix_1_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_92"/></StgValue>
</operation>

<operation id="3404" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1529  %p_Val2_16_92 = mul nsw i36 %OP1_V_92, %OP2_V_92

]]></Node>
<StgValue><ssdm name="p_Val2_16_92"/></StgValue>
</operation>

<operation id="3405" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1537  %matrix_1_V_load_43 = load i18* %matrix_1_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_43"/></StgValue>
</operation>

<operation id="3406" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1545  %input_1_V_load_44 = load i18* %input_1_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_44"/></StgValue>
</operation>

<operation id="3407" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1547  %matrix_1_V_load_44 = load i18* %matrix_1_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_44"/></StgValue>
</operation>

<operation id="3408" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1555  %input_1_V_load_45 = load i18* %input_1_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_45"/></StgValue>
</operation>

<operation id="3409" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1557  %matrix_1_V_load_45 = load i18* %matrix_1_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_45"/></StgValue>
</operation>

<operation id="3410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1564  %input_1_V_addr_46 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_1_V_addr_46"/></StgValue>
</operation>

<operation id="3411" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1565  %input_1_V_load_46 = load i18* %input_1_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_46"/></StgValue>
</operation>

<operation id="3412" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1567  %matrix_1_V_load_46 = load i18* %matrix_1_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_46"/></StgValue>
</operation>

<operation id="3413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1574  %input_1_V_addr_47 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_1_V_addr_47"/></StgValue>
</operation>

<operation id="3414" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1575  %input_1_V_load_47 = load i18* %input_1_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_47"/></StgValue>
</operation>

<operation id="3415" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2009  %p_Val2_16_140 = mul nsw i36 %OP1_V_140, %OP2_V_140

]]></Node>
<StgValue><ssdm name="p_Val2_16_140"/></StgValue>
</operation>

<operation id="3416" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2019  %p_Val2_16_141 = mul nsw i36 %OP1_V_141, %OP2_V_141

]]></Node>
<StgValue><ssdm name="p_Val2_16_141"/></StgValue>
</operation>

<operation id="3417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2026  %OP1_V_142 = sext i18 %input_2_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_142"/></StgValue>
</operation>

<operation id="3418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2028  %OP2_V_142 = sext i18 %matrix_2_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_142"/></StgValue>
</operation>

<operation id="3419" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2029  %p_Val2_16_142 = mul nsw i36 %OP1_V_142, %OP2_V_142

]]></Node>
<StgValue><ssdm name="p_Val2_16_142"/></StgValue>
</operation>

<operation id="3420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2036  %OP1_V_143 = sext i18 %input_2_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_143"/></StgValue>
</operation>

<operation id="3421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2038  %OP2_V_143 = sext i18 %matrix_2_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_143"/></StgValue>
</operation>

<operation id="3422" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2039  %p_Val2_16_143 = mul nsw i36 %OP1_V_143, %OP2_V_143

]]></Node>
<StgValue><ssdm name="p_Val2_16_143"/></StgValue>
</operation>

<operation id="3423" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2047  %matrix_2_V_load_43 = load i18* %matrix_2_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_43"/></StgValue>
</operation>

<operation id="3424" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2055  %input_2_V_load_44 = load i18* %input_2_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_44"/></StgValue>
</operation>

<operation id="3425" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2057  %matrix_2_V_load_44 = load i18* %matrix_2_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_44"/></StgValue>
</operation>

<operation id="3426" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2065  %input_2_V_load_45 = load i18* %input_2_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_45"/></StgValue>
</operation>

<operation id="3427" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2067  %matrix_2_V_load_45 = load i18* %matrix_2_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_45"/></StgValue>
</operation>

<operation id="3428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2074  %input_2_V_addr_46 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_2_V_addr_46"/></StgValue>
</operation>

<operation id="3429" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2075  %input_2_V_load_46 = load i18* %input_2_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_46"/></StgValue>
</operation>

<operation id="3430" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2077  %matrix_2_V_load_46 = load i18* %matrix_2_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_46"/></StgValue>
</operation>

<operation id="3431" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2084  %input_2_V_addr_47 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_2_V_addr_47"/></StgValue>
</operation>

<operation id="3432" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2085  %input_2_V_load_47 = load i18* %input_2_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_47"/></StgValue>
</operation>

<operation id="3433" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2519  %p_Val2_16_191 = mul nsw i36 %OP1_V_191, %OP2_V_191

]]></Node>
<StgValue><ssdm name="p_Val2_16_191"/></StgValue>
</operation>

<operation id="3434" st_id="25" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2529  %p_Val2_16_192 = mul nsw i36 %OP1_V_192, %OP2_V_192

]]></Node>
<StgValue><ssdm name="p_Val2_16_192"/></StgValue>
</operation>

<operation id="3435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2536  %OP1_V_193 = sext i18 %input_3_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_193"/></StgValue>
</operation>

<operation id="3436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2538  %OP2_V_193 = sext i18 %matrix_3_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_193"/></StgValue>
</operation>

<operation id="3437" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2539  %p_Val2_16_193 = mul nsw i36 %OP1_V_193, %OP2_V_193

]]></Node>
<StgValue><ssdm name="p_Val2_16_193"/></StgValue>
</operation>

<operation id="3438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2546  %OP1_V_194 = sext i18 %input_3_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_194"/></StgValue>
</operation>

<operation id="3439" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2548  %OP2_V_194 = sext i18 %matrix_3_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_194"/></StgValue>
</operation>

<operation id="3440" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2549  %p_Val2_16_194 = mul nsw i36 %OP1_V_194, %OP2_V_194

]]></Node>
<StgValue><ssdm name="p_Val2_16_194"/></StgValue>
</operation>

<operation id="3441" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2557  %matrix_3_V_load_43 = load i18* %matrix_3_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_43"/></StgValue>
</operation>

<operation id="3442" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2565  %input_3_V_load_44 = load i18* %input_3_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_44"/></StgValue>
</operation>

<operation id="3443" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2567  %matrix_3_V_load_44 = load i18* %matrix_3_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_44"/></StgValue>
</operation>

<operation id="3444" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2575  %input_3_V_load_45 = load i18* %input_3_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_45"/></StgValue>
</operation>

<operation id="3445" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2577  %matrix_3_V_load_45 = load i18* %matrix_3_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_45"/></StgValue>
</operation>

<operation id="3446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2584  %input_3_V_addr_46 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_3_V_addr_46"/></StgValue>
</operation>

<operation id="3447" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2585  %input_3_V_load_46 = load i18* %input_3_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_46"/></StgValue>
</operation>

<operation id="3448" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2587  %matrix_3_V_load_46 = load i18* %matrix_3_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_46"/></StgValue>
</operation>

<operation id="3449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2594  %input_3_V_addr_47 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_3_V_addr_47"/></StgValue>
</operation>

<operation id="3450" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2595  %input_3_V_load_47 = load i18* %input_3_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_47"/></StgValue>
</operation>

<operation id="3451" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3067  %matrix_4_V_load_43 = load i18* %matrix_4_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_43"/></StgValue>
</operation>

<operation id="3452" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3075  %input_4_V_load_44 = load i18* %input_4_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_44"/></StgValue>
</operation>

<operation id="3453" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3077  %matrix_4_V_load_44 = load i18* %matrix_4_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_44"/></StgValue>
</operation>

<operation id="3454" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3085  %input_4_V_load_45 = load i18* %input_4_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_45"/></StgValue>
</operation>

<operation id="3455" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3087  %matrix_4_V_load_45 = load i18* %matrix_4_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_45"/></StgValue>
</operation>

<operation id="3456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3094  %input_4_V_addr_46 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_4_V_addr_46"/></StgValue>
</operation>

<operation id="3457" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3095  %input_4_V_load_46 = load i18* %input_4_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_46"/></StgValue>
</operation>

<operation id="3458" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3097  %matrix_4_V_load_46 = load i18* %matrix_4_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_46"/></StgValue>
</operation>

<operation id="3459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3104  %input_4_V_addr_47 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_4_V_addr_47"/></StgValue>
</operation>

<operation id="3460" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3105  %input_4_V_load_47 = load i18* %input_4_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_47"/></StgValue>
</operation>

<operation id="3461" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3577  %matrix_5_V_load_43 = load i18* %matrix_5_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_43"/></StgValue>
</operation>

<operation id="3462" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3585  %input_5_V_load_44 = load i18* %input_5_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_44"/></StgValue>
</operation>

<operation id="3463" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3587  %matrix_5_V_load_44 = load i18* %matrix_5_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_44"/></StgValue>
</operation>

<operation id="3464" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3595  %input_5_V_load_45 = load i18* %input_5_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_45"/></StgValue>
</operation>

<operation id="3465" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3597  %matrix_5_V_load_45 = load i18* %matrix_5_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_45"/></StgValue>
</operation>

<operation id="3466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3604  %input_5_V_addr_46 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_5_V_addr_46"/></StgValue>
</operation>

<operation id="3467" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3605  %input_5_V_load_46 = load i18* %input_5_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_46"/></StgValue>
</operation>

<operation id="3468" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3607  %matrix_5_V_load_46 = load i18* %matrix_5_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_46"/></StgValue>
</operation>

<operation id="3469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3614  %input_5_V_addr_47 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_5_V_addr_47"/></StgValue>
</operation>

<operation id="3470" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3615  %input_5_V_load_47 = load i18* %input_5_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_47"/></StgValue>
</operation>

<operation id="3471" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4087  %matrix_6_V_load_43 = load i18* %matrix_6_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_43"/></StgValue>
</operation>

<operation id="3472" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4095  %input_6_V_load_44 = load i18* %input_6_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_44"/></StgValue>
</operation>

<operation id="3473" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4097  %matrix_6_V_load_44 = load i18* %matrix_6_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_44"/></StgValue>
</operation>

<operation id="3474" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4105  %input_6_V_load_45 = load i18* %input_6_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_45"/></StgValue>
</operation>

<operation id="3475" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4107  %matrix_6_V_load_45 = load i18* %matrix_6_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_45"/></StgValue>
</operation>

<operation id="3476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4114  %input_6_V_addr_46 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_6_V_addr_46"/></StgValue>
</operation>

<operation id="3477" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4115  %input_6_V_load_46 = load i18* %input_6_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_46"/></StgValue>
</operation>

<operation id="3478" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4117  %matrix_6_V_load_46 = load i18* %matrix_6_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_46"/></StgValue>
</operation>

<operation id="3479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4124  %input_6_V_addr_47 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_6_V_addr_47"/></StgValue>
</operation>

<operation id="3480" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4125  %input_6_V_load_47 = load i18* %input_6_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="3481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:147  %tmp_109_cast = zext i11 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="3482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:148  %matrix_0_V_addr_47 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_47"/></StgValue>
</operation>

<operation id="3483" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:150  %tmp_110_cast = zext i11 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="3484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:151  %matrix_0_V_addr_48 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_48"/></StgValue>
</operation>

<operation id="3485" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:152  %tmp_103 = add i11 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3486" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:155  %tmp_104 = add i11 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3487" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:205  %matrix_1_V_addr_47 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_47"/></StgValue>
</operation>

<operation id="3488" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:206  %matrix_1_V_addr_48 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_48"/></StgValue>
</operation>

<operation id="3489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:256  %matrix_2_V_addr_47 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_47"/></StgValue>
</operation>

<operation id="3490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:257  %matrix_2_V_addr_48 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_48"/></StgValue>
</operation>

<operation id="3491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:307  %matrix_3_V_addr_47 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_47"/></StgValue>
</operation>

<operation id="3492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:308  %matrix_3_V_addr_48 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_48"/></StgValue>
</operation>

<operation id="3493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:358  %matrix_4_V_addr_47 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_47"/></StgValue>
</operation>

<operation id="3494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:359  %matrix_4_V_addr_48 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_48"/></StgValue>
</operation>

<operation id="3495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:409  %matrix_5_V_addr_47 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_47"/></StgValue>
</operation>

<operation id="3496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:410  %matrix_5_V_addr_48 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_48"/></StgValue>
</operation>

<operation id="3497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:460  %matrix_6_V_addr_47 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_47"/></StgValue>
</operation>

<operation id="3498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:461  %matrix_6_V_addr_48 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_48"/></StgValue>
</operation>

<operation id="3499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:991  %tmp_50_38 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_186, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_38"/></StgValue>
</operation>

<operation id="3500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:992  %tmp_51_38_cast = sext i36 %p_Val2_16_38 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_38_cast"/></StgValue>
</operation>

<operation id="3501" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:993  %p_Val2_17_38 = add i38 %tmp_50_38, %tmp_51_38_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_38"/></StgValue>
</operation>

<operation id="3502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1000  %tmp_187 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_38, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1001  %tmp_50_39 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_187, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_39"/></StgValue>
</operation>

<operation id="3504" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1002  %tmp_51_39_cast = sext i36 %p_Val2_16_39 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_39_cast"/></StgValue>
</operation>

<operation id="3505" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1003  %p_Val2_17_39 = add i38 %tmp_50_39, %tmp_51_39_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_39"/></StgValue>
</operation>

<operation id="3506" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1009  %p_Val2_16_40 = mul nsw i36 %OP1_V_40, %OP2_V_40

]]></Node>
<StgValue><ssdm name="p_Val2_16_40"/></StgValue>
</operation>

<operation id="3507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1010  %tmp_188 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_39, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3508" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1019  %p_Val2_16_41 = mul nsw i36 %OP1_V_41, %OP2_V_41

]]></Node>
<StgValue><ssdm name="p_Val2_16_41"/></StgValue>
</operation>

<operation id="3509" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1026  %OP1_V_42 = sext i18 %input_0_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_42"/></StgValue>
</operation>

<operation id="3510" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1028  %OP2_V_42 = sext i18 %matrix_0_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_42"/></StgValue>
</operation>

<operation id="3511" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1029  %p_Val2_16_42 = mul nsw i36 %OP1_V_42, %OP2_V_42

]]></Node>
<StgValue><ssdm name="p_Val2_16_42"/></StgValue>
</operation>

<operation id="3512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1036  %OP1_V_43 = sext i18 %input_0_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_43"/></StgValue>
</operation>

<operation id="3513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1038  %OP2_V_43 = sext i18 %matrix_0_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_43"/></StgValue>
</operation>

<operation id="3514" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1039  %p_Val2_16_43 = mul nsw i36 %OP1_V_43, %OP2_V_43

]]></Node>
<StgValue><ssdm name="p_Val2_16_43"/></StgValue>
</operation>

<operation id="3515" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1047  %matrix_0_V_load_45 = load i18* %matrix_0_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_45"/></StgValue>
</operation>

<operation id="3516" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1055  %input_0_V_load_46 = load i18* %input_0_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_46"/></StgValue>
</operation>

<operation id="3517" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1057  %matrix_0_V_load_46 = load i18* %matrix_0_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_46"/></StgValue>
</operation>

<operation id="3518" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1065  %input_0_V_load_47 = load i18* %input_0_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_47"/></StgValue>
</operation>

<operation id="3519" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1067  %matrix_0_V_load_47 = load i18* %matrix_0_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_47"/></StgValue>
</operation>

<operation id="3520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1074  %input_0_V_addr_48 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_0_V_addr_48"/></StgValue>
</operation>

<operation id="3521" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1075  %input_0_V_load_48 = load i18* %input_0_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_48"/></StgValue>
</operation>

<operation id="3522" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1077  %matrix_0_V_load_48 = load i18* %matrix_0_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_48"/></StgValue>
</operation>

<operation id="3523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1084  %input_0_V_addr_49 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_0_V_addr_49"/></StgValue>
</operation>

<operation id="3524" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1085  %input_0_V_load_49 = load i18* %input_0_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_49"/></StgValue>
</operation>

<operation id="3525" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1519  %p_Val2_16_91 = mul nsw i36 %OP1_V_91, %OP2_V_91

]]></Node>
<StgValue><ssdm name="p_Val2_16_91"/></StgValue>
</operation>

<operation id="3526" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1529  %p_Val2_16_92 = mul nsw i36 %OP1_V_92, %OP2_V_92

]]></Node>
<StgValue><ssdm name="p_Val2_16_92"/></StgValue>
</operation>

<operation id="3527" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1536  %OP1_V_93 = sext i18 %input_1_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_93"/></StgValue>
</operation>

<operation id="3528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1538  %OP2_V_93 = sext i18 %matrix_1_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_93"/></StgValue>
</operation>

<operation id="3529" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1539  %p_Val2_16_93 = mul nsw i36 %OP1_V_93, %OP2_V_93

]]></Node>
<StgValue><ssdm name="p_Val2_16_93"/></StgValue>
</operation>

<operation id="3530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1546  %OP1_V_94 = sext i18 %input_1_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_94"/></StgValue>
</operation>

<operation id="3531" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1548  %OP2_V_94 = sext i18 %matrix_1_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_94"/></StgValue>
</operation>

<operation id="3532" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1549  %p_Val2_16_94 = mul nsw i36 %OP1_V_94, %OP2_V_94

]]></Node>
<StgValue><ssdm name="p_Val2_16_94"/></StgValue>
</operation>

<operation id="3533" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1557  %matrix_1_V_load_45 = load i18* %matrix_1_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_45"/></StgValue>
</operation>

<operation id="3534" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1565  %input_1_V_load_46 = load i18* %input_1_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_46"/></StgValue>
</operation>

<operation id="3535" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1567  %matrix_1_V_load_46 = load i18* %matrix_1_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_46"/></StgValue>
</operation>

<operation id="3536" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1575  %input_1_V_load_47 = load i18* %input_1_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_47"/></StgValue>
</operation>

<operation id="3537" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1577  %matrix_1_V_load_47 = load i18* %matrix_1_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_47"/></StgValue>
</operation>

<operation id="3538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1584  %input_1_V_addr_48 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_1_V_addr_48"/></StgValue>
</operation>

<operation id="3539" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1585  %input_1_V_load_48 = load i18* %input_1_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_48"/></StgValue>
</operation>

<operation id="3540" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1587  %matrix_1_V_load_48 = load i18* %matrix_1_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_48"/></StgValue>
</operation>

<operation id="3541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1594  %input_1_V_addr_49 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_1_V_addr_49"/></StgValue>
</operation>

<operation id="3542" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1595  %input_1_V_load_49 = load i18* %input_1_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_49"/></StgValue>
</operation>

<operation id="3543" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2029  %p_Val2_16_142 = mul nsw i36 %OP1_V_142, %OP2_V_142

]]></Node>
<StgValue><ssdm name="p_Val2_16_142"/></StgValue>
</operation>

<operation id="3544" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2039  %p_Val2_16_143 = mul nsw i36 %OP1_V_143, %OP2_V_143

]]></Node>
<StgValue><ssdm name="p_Val2_16_143"/></StgValue>
</operation>

<operation id="3545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2046  %OP1_V_144 = sext i18 %input_2_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_144"/></StgValue>
</operation>

<operation id="3546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2048  %OP2_V_144 = sext i18 %matrix_2_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_144"/></StgValue>
</operation>

<operation id="3547" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2049  %p_Val2_16_144 = mul nsw i36 %OP1_V_144, %OP2_V_144

]]></Node>
<StgValue><ssdm name="p_Val2_16_144"/></StgValue>
</operation>

<operation id="3548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2056  %OP1_V_145 = sext i18 %input_2_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_145"/></StgValue>
</operation>

<operation id="3549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2058  %OP2_V_145 = sext i18 %matrix_2_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_145"/></StgValue>
</operation>

<operation id="3550" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2059  %p_Val2_16_145 = mul nsw i36 %OP1_V_145, %OP2_V_145

]]></Node>
<StgValue><ssdm name="p_Val2_16_145"/></StgValue>
</operation>

<operation id="3551" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2067  %matrix_2_V_load_45 = load i18* %matrix_2_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_45"/></StgValue>
</operation>

<operation id="3552" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2075  %input_2_V_load_46 = load i18* %input_2_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_46"/></StgValue>
</operation>

<operation id="3553" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2077  %matrix_2_V_load_46 = load i18* %matrix_2_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_46"/></StgValue>
</operation>

<operation id="3554" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2085  %input_2_V_load_47 = load i18* %input_2_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_47"/></StgValue>
</operation>

<operation id="3555" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2087  %matrix_2_V_load_47 = load i18* %matrix_2_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_47"/></StgValue>
</operation>

<operation id="3556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2094  %input_2_V_addr_48 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_2_V_addr_48"/></StgValue>
</operation>

<operation id="3557" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2095  %input_2_V_load_48 = load i18* %input_2_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_48"/></StgValue>
</operation>

<operation id="3558" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2097  %matrix_2_V_load_48 = load i18* %matrix_2_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_48"/></StgValue>
</operation>

<operation id="3559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2104  %input_2_V_addr_49 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_2_V_addr_49"/></StgValue>
</operation>

<operation id="3560" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2105  %input_2_V_load_49 = load i18* %input_2_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_49"/></StgValue>
</operation>

<operation id="3561" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2539  %p_Val2_16_193 = mul nsw i36 %OP1_V_193, %OP2_V_193

]]></Node>
<StgValue><ssdm name="p_Val2_16_193"/></StgValue>
</operation>

<operation id="3562" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2549  %p_Val2_16_194 = mul nsw i36 %OP1_V_194, %OP2_V_194

]]></Node>
<StgValue><ssdm name="p_Val2_16_194"/></StgValue>
</operation>

<operation id="3563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2556  %OP1_V_195 = sext i18 %input_3_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_195"/></StgValue>
</operation>

<operation id="3564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2558  %OP2_V_195 = sext i18 %matrix_3_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_195"/></StgValue>
</operation>

<operation id="3565" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2559  %p_Val2_16_195 = mul nsw i36 %OP1_V_195, %OP2_V_195

]]></Node>
<StgValue><ssdm name="p_Val2_16_195"/></StgValue>
</operation>

<operation id="3566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2566  %OP1_V_196 = sext i18 %input_3_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_196"/></StgValue>
</operation>

<operation id="3567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2568  %OP2_V_196 = sext i18 %matrix_3_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_196"/></StgValue>
</operation>

<operation id="3568" st_id="26" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2569  %p_Val2_16_196 = mul nsw i36 %OP1_V_196, %OP2_V_196

]]></Node>
<StgValue><ssdm name="p_Val2_16_196"/></StgValue>
</operation>

<operation id="3569" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2577  %matrix_3_V_load_45 = load i18* %matrix_3_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_45"/></StgValue>
</operation>

<operation id="3570" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2585  %input_3_V_load_46 = load i18* %input_3_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_46"/></StgValue>
</operation>

<operation id="3571" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2587  %matrix_3_V_load_46 = load i18* %matrix_3_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_46"/></StgValue>
</operation>

<operation id="3572" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2595  %input_3_V_load_47 = load i18* %input_3_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_47"/></StgValue>
</operation>

<operation id="3573" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2597  %matrix_3_V_load_47 = load i18* %matrix_3_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_47"/></StgValue>
</operation>

<operation id="3574" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2604  %input_3_V_addr_48 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_3_V_addr_48"/></StgValue>
</operation>

<operation id="3575" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2605  %input_3_V_load_48 = load i18* %input_3_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_48"/></StgValue>
</operation>

<operation id="3576" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2607  %matrix_3_V_load_48 = load i18* %matrix_3_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_48"/></StgValue>
</operation>

<operation id="3577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2614  %input_3_V_addr_49 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_3_V_addr_49"/></StgValue>
</operation>

<operation id="3578" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2615  %input_3_V_load_49 = load i18* %input_3_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_49"/></StgValue>
</operation>

<operation id="3579" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3087  %matrix_4_V_load_45 = load i18* %matrix_4_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_45"/></StgValue>
</operation>

<operation id="3580" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3095  %input_4_V_load_46 = load i18* %input_4_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_46"/></StgValue>
</operation>

<operation id="3581" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3097  %matrix_4_V_load_46 = load i18* %matrix_4_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_46"/></StgValue>
</operation>

<operation id="3582" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3105  %input_4_V_load_47 = load i18* %input_4_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_47"/></StgValue>
</operation>

<operation id="3583" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3107  %matrix_4_V_load_47 = load i18* %matrix_4_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_47"/></StgValue>
</operation>

<operation id="3584" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3114  %input_4_V_addr_48 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_4_V_addr_48"/></StgValue>
</operation>

<operation id="3585" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3115  %input_4_V_load_48 = load i18* %input_4_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_48"/></StgValue>
</operation>

<operation id="3586" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3117  %matrix_4_V_load_48 = load i18* %matrix_4_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_48"/></StgValue>
</operation>

<operation id="3587" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3124  %input_4_V_addr_49 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_4_V_addr_49"/></StgValue>
</operation>

<operation id="3588" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3125  %input_4_V_load_49 = load i18* %input_4_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_49"/></StgValue>
</operation>

<operation id="3589" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3597  %matrix_5_V_load_45 = load i18* %matrix_5_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_45"/></StgValue>
</operation>

<operation id="3590" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3605  %input_5_V_load_46 = load i18* %input_5_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_46"/></StgValue>
</operation>

<operation id="3591" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3607  %matrix_5_V_load_46 = load i18* %matrix_5_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_46"/></StgValue>
</operation>

<operation id="3592" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3615  %input_5_V_load_47 = load i18* %input_5_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_47"/></StgValue>
</operation>

<operation id="3593" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3617  %matrix_5_V_load_47 = load i18* %matrix_5_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_47"/></StgValue>
</operation>

<operation id="3594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3624  %input_5_V_addr_48 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_5_V_addr_48"/></StgValue>
</operation>

<operation id="3595" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3625  %input_5_V_load_48 = load i18* %input_5_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_48"/></StgValue>
</operation>

<operation id="3596" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3627  %matrix_5_V_load_48 = load i18* %matrix_5_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_48"/></StgValue>
</operation>

<operation id="3597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3634  %input_5_V_addr_49 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_5_V_addr_49"/></StgValue>
</operation>

<operation id="3598" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3635  %input_5_V_load_49 = load i18* %input_5_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_49"/></StgValue>
</operation>

<operation id="3599" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4107  %matrix_6_V_load_45 = load i18* %matrix_6_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_45"/></StgValue>
</operation>

<operation id="3600" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4115  %input_6_V_load_46 = load i18* %input_6_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_46"/></StgValue>
</operation>

<operation id="3601" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4117  %matrix_6_V_load_46 = load i18* %matrix_6_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_46"/></StgValue>
</operation>

<operation id="3602" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4125  %input_6_V_load_47 = load i18* %input_6_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_47"/></StgValue>
</operation>

<operation id="3603" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4127  %matrix_6_V_load_47 = load i18* %matrix_6_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_47"/></StgValue>
</operation>

<operation id="3604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4134  %input_6_V_addr_48 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_6_V_addr_48"/></StgValue>
</operation>

<operation id="3605" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4135  %input_6_V_load_48 = load i18* %input_6_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_48"/></StgValue>
</operation>

<operation id="3606" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4137  %matrix_6_V_load_48 = load i18* %matrix_6_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_48"/></StgValue>
</operation>

<operation id="3607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4144  %input_6_V_addr_49 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_6_V_addr_49"/></StgValue>
</operation>

<operation id="3608" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4145  %input_6_V_load_49 = load i18* %input_6_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="3609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:153  %tmp_111_cast = zext i11 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="3610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:154  %matrix_0_V_addr_49 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_49"/></StgValue>
</operation>

<operation id="3611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:156  %tmp_112_cast = zext i11 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="3612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:157  %matrix_0_V_addr_50 = getelementptr [1275 x i18]* %matrix_0_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_0_V_addr_50"/></StgValue>
</operation>

<operation id="3613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:207  %matrix_1_V_addr_49 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_49"/></StgValue>
</operation>

<operation id="3614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:208  %matrix_1_V_addr_50 = getelementptr [1275 x i18]* %matrix_1_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_1_V_addr_50"/></StgValue>
</operation>

<operation id="3615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:258  %matrix_2_V_addr_49 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_49"/></StgValue>
</operation>

<operation id="3616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:259  %matrix_2_V_addr_50 = getelementptr [1275 x i18]* %matrix_2_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_2_V_addr_50"/></StgValue>
</operation>

<operation id="3617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:309  %matrix_3_V_addr_49 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_49"/></StgValue>
</operation>

<operation id="3618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:310  %matrix_3_V_addr_50 = getelementptr [1275 x i18]* %matrix_3_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_3_V_addr_50"/></StgValue>
</operation>

<operation id="3619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:360  %matrix_4_V_addr_49 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_49"/></StgValue>
</operation>

<operation id="3620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:361  %matrix_4_V_addr_50 = getelementptr [1275 x i18]* %matrix_4_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_4_V_addr_50"/></StgValue>
</operation>

<operation id="3621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:411  %matrix_5_V_addr_49 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_49"/></StgValue>
</operation>

<operation id="3622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:412  %matrix_5_V_addr_50 = getelementptr [1275 x i18]* %matrix_5_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_5_V_addr_50"/></StgValue>
</operation>

<operation id="3623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:462  %matrix_6_V_addr_49 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_49"/></StgValue>
</operation>

<operation id="3624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:463  %matrix_6_V_addr_50 = getelementptr [1275 x i18]* %matrix_6_V, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="matrix_6_V_addr_50"/></StgValue>
</operation>

<operation id="3625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1011  %tmp_50_40 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_188, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_40"/></StgValue>
</operation>

<operation id="3626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1012  %tmp_51_40_cast = sext i36 %p_Val2_16_40 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_40_cast"/></StgValue>
</operation>

<operation id="3627" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1013  %p_Val2_17_40 = add i38 %tmp_50_40, %tmp_51_40_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_40"/></StgValue>
</operation>

<operation id="3628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1020  %tmp_189 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_40, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1021  %tmp_50_41 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_189, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_41"/></StgValue>
</operation>

<operation id="3630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1022  %tmp_51_41_cast = sext i36 %p_Val2_16_41 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_41_cast"/></StgValue>
</operation>

<operation id="3631" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1023  %p_Val2_17_41 = add i38 %tmp_50_41, %tmp_51_41_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_41"/></StgValue>
</operation>

<operation id="3632" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1029  %p_Val2_16_42 = mul nsw i36 %OP1_V_42, %OP2_V_42

]]></Node>
<StgValue><ssdm name="p_Val2_16_42"/></StgValue>
</operation>

<operation id="3633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1030  %tmp_190 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_41, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3634" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1039  %p_Val2_16_43 = mul nsw i36 %OP1_V_43, %OP2_V_43

]]></Node>
<StgValue><ssdm name="p_Val2_16_43"/></StgValue>
</operation>

<operation id="3635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1046  %OP1_V_44 = sext i18 %input_0_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_44"/></StgValue>
</operation>

<operation id="3636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1048  %OP2_V_44 = sext i18 %matrix_0_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_44"/></StgValue>
</operation>

<operation id="3637" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1049  %p_Val2_16_44 = mul nsw i36 %OP1_V_44, %OP2_V_44

]]></Node>
<StgValue><ssdm name="p_Val2_16_44"/></StgValue>
</operation>

<operation id="3638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1056  %OP1_V_45 = sext i18 %input_0_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_45"/></StgValue>
</operation>

<operation id="3639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1058  %OP2_V_45 = sext i18 %matrix_0_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_45"/></StgValue>
</operation>

<operation id="3640" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1059  %p_Val2_16_45 = mul nsw i36 %OP1_V_45, %OP2_V_45

]]></Node>
<StgValue><ssdm name="p_Val2_16_45"/></StgValue>
</operation>

<operation id="3641" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1067  %matrix_0_V_load_47 = load i18* %matrix_0_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_47"/></StgValue>
</operation>

<operation id="3642" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1075  %input_0_V_load_48 = load i18* %input_0_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_48"/></StgValue>
</operation>

<operation id="3643" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1077  %matrix_0_V_load_48 = load i18* %matrix_0_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_48"/></StgValue>
</operation>

<operation id="3644" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1085  %input_0_V_load_49 = load i18* %input_0_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_49"/></StgValue>
</operation>

<operation id="3645" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1087  %matrix_0_V_load_49 = load i18* %matrix_0_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_49"/></StgValue>
</operation>

<operation id="3646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1094  %input_0_V_addr_50 = getelementptr [51 x i18]* %input_0_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_0_V_addr_50"/></StgValue>
</operation>

<operation id="3647" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1095  %input_0_V_load_50 = load i18* %input_0_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_50"/></StgValue>
</operation>

<operation id="3648" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1097  %matrix_0_V_load_50 = load i18* %matrix_0_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_50"/></StgValue>
</operation>

<operation id="3649" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1539  %p_Val2_16_93 = mul nsw i36 %OP1_V_93, %OP2_V_93

]]></Node>
<StgValue><ssdm name="p_Val2_16_93"/></StgValue>
</operation>

<operation id="3650" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1549  %p_Val2_16_94 = mul nsw i36 %OP1_V_94, %OP2_V_94

]]></Node>
<StgValue><ssdm name="p_Val2_16_94"/></StgValue>
</operation>

<operation id="3651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1556  %OP1_V_95 = sext i18 %input_1_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_95"/></StgValue>
</operation>

<operation id="3652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1558  %OP2_V_95 = sext i18 %matrix_1_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_95"/></StgValue>
</operation>

<operation id="3653" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1559  %p_Val2_16_95 = mul nsw i36 %OP1_V_95, %OP2_V_95

]]></Node>
<StgValue><ssdm name="p_Val2_16_95"/></StgValue>
</operation>

<operation id="3654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1566  %OP1_V_96 = sext i18 %input_1_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_96"/></StgValue>
</operation>

<operation id="3655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1568  %OP2_V_96 = sext i18 %matrix_1_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_96"/></StgValue>
</operation>

<operation id="3656" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1569  %p_Val2_16_96 = mul nsw i36 %OP1_V_96, %OP2_V_96

]]></Node>
<StgValue><ssdm name="p_Val2_16_96"/></StgValue>
</operation>

<operation id="3657" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1577  %matrix_1_V_load_47 = load i18* %matrix_1_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_47"/></StgValue>
</operation>

<operation id="3658" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1585  %input_1_V_load_48 = load i18* %input_1_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_48"/></StgValue>
</operation>

<operation id="3659" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1587  %matrix_1_V_load_48 = load i18* %matrix_1_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_48"/></StgValue>
</operation>

<operation id="3660" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1595  %input_1_V_load_49 = load i18* %input_1_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_49"/></StgValue>
</operation>

<operation id="3661" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1597  %matrix_1_V_load_49 = load i18* %matrix_1_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_49"/></StgValue>
</operation>

<operation id="3662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1604  %input_1_V_addr_50 = getelementptr [51 x i18]* %input_1_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_1_V_addr_50"/></StgValue>
</operation>

<operation id="3663" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1605  %input_1_V_load_50 = load i18* %input_1_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_50"/></StgValue>
</operation>

<operation id="3664" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1607  %matrix_1_V_load_50 = load i18* %matrix_1_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_50"/></StgValue>
</operation>

<operation id="3665" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2049  %p_Val2_16_144 = mul nsw i36 %OP1_V_144, %OP2_V_144

]]></Node>
<StgValue><ssdm name="p_Val2_16_144"/></StgValue>
</operation>

<operation id="3666" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2059  %p_Val2_16_145 = mul nsw i36 %OP1_V_145, %OP2_V_145

]]></Node>
<StgValue><ssdm name="p_Val2_16_145"/></StgValue>
</operation>

<operation id="3667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2066  %OP1_V_146 = sext i18 %input_2_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_146"/></StgValue>
</operation>

<operation id="3668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2068  %OP2_V_146 = sext i18 %matrix_2_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_146"/></StgValue>
</operation>

<operation id="3669" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2069  %p_Val2_16_146 = mul nsw i36 %OP1_V_146, %OP2_V_146

]]></Node>
<StgValue><ssdm name="p_Val2_16_146"/></StgValue>
</operation>

<operation id="3670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2076  %OP1_V_147 = sext i18 %input_2_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_147"/></StgValue>
</operation>

<operation id="3671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2078  %OP2_V_147 = sext i18 %matrix_2_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_147"/></StgValue>
</operation>

<operation id="3672" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2079  %p_Val2_16_147 = mul nsw i36 %OP1_V_147, %OP2_V_147

]]></Node>
<StgValue><ssdm name="p_Val2_16_147"/></StgValue>
</operation>

<operation id="3673" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2087  %matrix_2_V_load_47 = load i18* %matrix_2_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_47"/></StgValue>
</operation>

<operation id="3674" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2095  %input_2_V_load_48 = load i18* %input_2_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_48"/></StgValue>
</operation>

<operation id="3675" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2097  %matrix_2_V_load_48 = load i18* %matrix_2_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_48"/></StgValue>
</operation>

<operation id="3676" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2105  %input_2_V_load_49 = load i18* %input_2_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_49"/></StgValue>
</operation>

<operation id="3677" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2107  %matrix_2_V_load_49 = load i18* %matrix_2_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_49"/></StgValue>
</operation>

<operation id="3678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2114  %input_2_V_addr_50 = getelementptr [51 x i18]* %input_2_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_2_V_addr_50"/></StgValue>
</operation>

<operation id="3679" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2115  %input_2_V_load_50 = load i18* %input_2_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_50"/></StgValue>
</operation>

<operation id="3680" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2117  %matrix_2_V_load_50 = load i18* %matrix_2_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_50"/></StgValue>
</operation>

<operation id="3681" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2559  %p_Val2_16_195 = mul nsw i36 %OP1_V_195, %OP2_V_195

]]></Node>
<StgValue><ssdm name="p_Val2_16_195"/></StgValue>
</operation>

<operation id="3682" st_id="27" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2569  %p_Val2_16_196 = mul nsw i36 %OP1_V_196, %OP2_V_196

]]></Node>
<StgValue><ssdm name="p_Val2_16_196"/></StgValue>
</operation>

<operation id="3683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2576  %OP1_V_197 = sext i18 %input_3_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_197"/></StgValue>
</operation>

<operation id="3684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2578  %OP2_V_197 = sext i18 %matrix_3_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_197"/></StgValue>
</operation>

<operation id="3685" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2579  %p_Val2_16_197 = mul nsw i36 %OP1_V_197, %OP2_V_197

]]></Node>
<StgValue><ssdm name="p_Val2_16_197"/></StgValue>
</operation>

<operation id="3686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2586  %OP1_V_198 = sext i18 %input_3_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_198"/></StgValue>
</operation>

<operation id="3687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2588  %OP2_V_198 = sext i18 %matrix_3_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_198"/></StgValue>
</operation>

<operation id="3688" st_id="27" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2589  %p_Val2_16_198 = mul nsw i36 %OP1_V_198, %OP2_V_198

]]></Node>
<StgValue><ssdm name="p_Val2_16_198"/></StgValue>
</operation>

<operation id="3689" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2597  %matrix_3_V_load_47 = load i18* %matrix_3_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_47"/></StgValue>
</operation>

<operation id="3690" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2605  %input_3_V_load_48 = load i18* %input_3_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_48"/></StgValue>
</operation>

<operation id="3691" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2607  %matrix_3_V_load_48 = load i18* %matrix_3_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_48"/></StgValue>
</operation>

<operation id="3692" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2615  %input_3_V_load_49 = load i18* %input_3_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_49"/></StgValue>
</operation>

<operation id="3693" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2617  %matrix_3_V_load_49 = load i18* %matrix_3_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_49"/></StgValue>
</operation>

<operation id="3694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2624  %input_3_V_addr_50 = getelementptr [51 x i18]* %input_3_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_3_V_addr_50"/></StgValue>
</operation>

<operation id="3695" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2625  %input_3_V_load_50 = load i18* %input_3_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_50"/></StgValue>
</operation>

<operation id="3696" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2627  %matrix_3_V_load_50 = load i18* %matrix_3_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_50"/></StgValue>
</operation>

<operation id="3697" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3107  %matrix_4_V_load_47 = load i18* %matrix_4_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_47"/></StgValue>
</operation>

<operation id="3698" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3115  %input_4_V_load_48 = load i18* %input_4_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_48"/></StgValue>
</operation>

<operation id="3699" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3117  %matrix_4_V_load_48 = load i18* %matrix_4_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_48"/></StgValue>
</operation>

<operation id="3700" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3125  %input_4_V_load_49 = load i18* %input_4_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_49"/></StgValue>
</operation>

<operation id="3701" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3127  %matrix_4_V_load_49 = load i18* %matrix_4_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_49"/></StgValue>
</operation>

<operation id="3702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3134  %input_4_V_addr_50 = getelementptr [51 x i18]* %input_4_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_4_V_addr_50"/></StgValue>
</operation>

<operation id="3703" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3135  %input_4_V_load_50 = load i18* %input_4_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_50"/></StgValue>
</operation>

<operation id="3704" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3137  %matrix_4_V_load_50 = load i18* %matrix_4_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_50"/></StgValue>
</operation>

<operation id="3705" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3617  %matrix_5_V_load_47 = load i18* %matrix_5_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_47"/></StgValue>
</operation>

<operation id="3706" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3625  %input_5_V_load_48 = load i18* %input_5_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_48"/></StgValue>
</operation>

<operation id="3707" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3627  %matrix_5_V_load_48 = load i18* %matrix_5_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_48"/></StgValue>
</operation>

<operation id="3708" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3635  %input_5_V_load_49 = load i18* %input_5_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_49"/></StgValue>
</operation>

<operation id="3709" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3637  %matrix_5_V_load_49 = load i18* %matrix_5_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_49"/></StgValue>
</operation>

<operation id="3710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3644  %input_5_V_addr_50 = getelementptr [51 x i18]* %input_5_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_5_V_addr_50"/></StgValue>
</operation>

<operation id="3711" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3645  %input_5_V_load_50 = load i18* %input_5_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_50"/></StgValue>
</operation>

<operation id="3712" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3647  %matrix_5_V_load_50 = load i18* %matrix_5_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_50"/></StgValue>
</operation>

<operation id="3713" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4127  %matrix_6_V_load_47 = load i18* %matrix_6_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_47"/></StgValue>
</operation>

<operation id="3714" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4135  %input_6_V_load_48 = load i18* %input_6_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_48"/></StgValue>
</operation>

<operation id="3715" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4137  %matrix_6_V_load_48 = load i18* %matrix_6_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_48"/></StgValue>
</operation>

<operation id="3716" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4145  %input_6_V_load_49 = load i18* %input_6_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_49"/></StgValue>
</operation>

<operation id="3717" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4147  %matrix_6_V_load_49 = load i18* %matrix_6_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_49"/></StgValue>
</operation>

<operation id="3718" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4154  %input_6_V_addr_50 = getelementptr [51 x i18]* %input_6_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_6_V_addr_50"/></StgValue>
</operation>

<operation id="3719" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4155  %input_6_V_load_50 = load i18* %input_6_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_50"/></StgValue>
</operation>

<operation id="3720" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4157  %matrix_6_V_load_50 = load i18* %matrix_6_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_50"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="3721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1031  %tmp_50_42 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_190, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_42"/></StgValue>
</operation>

<operation id="3722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1032  %tmp_51_42_cast = sext i36 %p_Val2_16_42 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_42_cast"/></StgValue>
</operation>

<operation id="3723" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1033  %p_Val2_17_42 = add i38 %tmp_50_42, %tmp_51_42_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_42"/></StgValue>
</operation>

<operation id="3724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1040  %tmp_191 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_42, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1041  %tmp_50_43 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_191, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_43"/></StgValue>
</operation>

<operation id="3726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1042  %tmp_51_43_cast = sext i36 %p_Val2_16_43 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_43_cast"/></StgValue>
</operation>

<operation id="3727" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1043  %p_Val2_17_43 = add i38 %tmp_50_43, %tmp_51_43_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_43"/></StgValue>
</operation>

<operation id="3728" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1049  %p_Val2_16_44 = mul nsw i36 %OP1_V_44, %OP2_V_44

]]></Node>
<StgValue><ssdm name="p_Val2_16_44"/></StgValue>
</operation>

<operation id="3729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1050  %tmp_192 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_43, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3730" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1059  %p_Val2_16_45 = mul nsw i36 %OP1_V_45, %OP2_V_45

]]></Node>
<StgValue><ssdm name="p_Val2_16_45"/></StgValue>
</operation>

<operation id="3731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1066  %OP1_V_46 = sext i18 %input_0_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_46"/></StgValue>
</operation>

<operation id="3732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1068  %OP2_V_46 = sext i18 %matrix_0_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_46"/></StgValue>
</operation>

<operation id="3733" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1069  %p_Val2_16_46 = mul nsw i36 %OP1_V_46, %OP2_V_46

]]></Node>
<StgValue><ssdm name="p_Val2_16_46"/></StgValue>
</operation>

<operation id="3734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1076  %OP1_V_47 = sext i18 %input_0_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_47"/></StgValue>
</operation>

<operation id="3735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1078  %OP2_V_47 = sext i18 %matrix_0_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_47"/></StgValue>
</operation>

<operation id="3736" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1079  %p_Val2_16_47 = mul nsw i36 %OP1_V_47, %OP2_V_47

]]></Node>
<StgValue><ssdm name="p_Val2_16_47"/></StgValue>
</operation>

<operation id="3737" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1087  %matrix_0_V_load_49 = load i18* %matrix_0_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_49"/></StgValue>
</operation>

<operation id="3738" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1095  %input_0_V_load_50 = load i18* %input_0_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_0_V_load_50"/></StgValue>
</operation>

<operation id="3739" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1097  %matrix_0_V_load_50 = load i18* %matrix_0_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_0_V_load_50"/></StgValue>
</operation>

<operation id="3740" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1559  %p_Val2_16_95 = mul nsw i36 %OP1_V_95, %OP2_V_95

]]></Node>
<StgValue><ssdm name="p_Val2_16_95"/></StgValue>
</operation>

<operation id="3741" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1569  %p_Val2_16_96 = mul nsw i36 %OP1_V_96, %OP2_V_96

]]></Node>
<StgValue><ssdm name="p_Val2_16_96"/></StgValue>
</operation>

<operation id="3742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1576  %OP1_V_97 = sext i18 %input_1_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_97"/></StgValue>
</operation>

<operation id="3743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1578  %OP2_V_97 = sext i18 %matrix_1_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_97"/></StgValue>
</operation>

<operation id="3744" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1579  %p_Val2_16_97 = mul nsw i36 %OP1_V_97, %OP2_V_97

]]></Node>
<StgValue><ssdm name="p_Val2_16_97"/></StgValue>
</operation>

<operation id="3745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1586  %OP1_V_98 = sext i18 %input_1_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_98"/></StgValue>
</operation>

<operation id="3746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1588  %OP2_V_98 = sext i18 %matrix_1_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_98"/></StgValue>
</operation>

<operation id="3747" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1589  %p_Val2_16_98 = mul nsw i36 %OP1_V_98, %OP2_V_98

]]></Node>
<StgValue><ssdm name="p_Val2_16_98"/></StgValue>
</operation>

<operation id="3748" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1597  %matrix_1_V_load_49 = load i18* %matrix_1_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_49"/></StgValue>
</operation>

<operation id="3749" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:1605  %input_1_V_load_50 = load i18* %input_1_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_1_V_load_50"/></StgValue>
</operation>

<operation id="3750" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:1607  %matrix_1_V_load_50 = load i18* %matrix_1_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_1_V_load_50"/></StgValue>
</operation>

<operation id="3751" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2069  %p_Val2_16_146 = mul nsw i36 %OP1_V_146, %OP2_V_146

]]></Node>
<StgValue><ssdm name="p_Val2_16_146"/></StgValue>
</operation>

<operation id="3752" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2079  %p_Val2_16_147 = mul nsw i36 %OP1_V_147, %OP2_V_147

]]></Node>
<StgValue><ssdm name="p_Val2_16_147"/></StgValue>
</operation>

<operation id="3753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2086  %OP1_V_148 = sext i18 %input_2_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_148"/></StgValue>
</operation>

<operation id="3754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2088  %OP2_V_148 = sext i18 %matrix_2_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_148"/></StgValue>
</operation>

<operation id="3755" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2089  %p_Val2_16_148 = mul nsw i36 %OP1_V_148, %OP2_V_148

]]></Node>
<StgValue><ssdm name="p_Val2_16_148"/></StgValue>
</operation>

<operation id="3756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2096  %OP1_V_149 = sext i18 %input_2_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_149"/></StgValue>
</operation>

<operation id="3757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2098  %OP2_V_149 = sext i18 %matrix_2_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_149"/></StgValue>
</operation>

<operation id="3758" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2099  %p_Val2_16_149 = mul nsw i36 %OP1_V_149, %OP2_V_149

]]></Node>
<StgValue><ssdm name="p_Val2_16_149"/></StgValue>
</operation>

<operation id="3759" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2107  %matrix_2_V_load_49 = load i18* %matrix_2_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_49"/></StgValue>
</operation>

<operation id="3760" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2115  %input_2_V_load_50 = load i18* %input_2_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_2_V_load_50"/></StgValue>
</operation>

<operation id="3761" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2117  %matrix_2_V_load_50 = load i18* %matrix_2_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_2_V_load_50"/></StgValue>
</operation>

<operation id="3762" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2579  %p_Val2_16_197 = mul nsw i36 %OP1_V_197, %OP2_V_197

]]></Node>
<StgValue><ssdm name="p_Val2_16_197"/></StgValue>
</operation>

<operation id="3763" st_id="28" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2589  %p_Val2_16_198 = mul nsw i36 %OP1_V_198, %OP2_V_198

]]></Node>
<StgValue><ssdm name="p_Val2_16_198"/></StgValue>
</operation>

<operation id="3764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2596  %OP1_V_199 = sext i18 %input_3_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_199"/></StgValue>
</operation>

<operation id="3765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2598  %OP2_V_199 = sext i18 %matrix_3_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_199"/></StgValue>
</operation>

<operation id="3766" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2599  %p_Val2_16_199 = mul nsw i36 %OP1_V_199, %OP2_V_199

]]></Node>
<StgValue><ssdm name="p_Val2_16_199"/></StgValue>
</operation>

<operation id="3767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2606  %OP1_V_200 = sext i18 %input_3_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_200"/></StgValue>
</operation>

<operation id="3768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2608  %OP2_V_200 = sext i18 %matrix_3_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_200"/></StgValue>
</operation>

<operation id="3769" st_id="28" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2609  %p_Val2_16_200 = mul nsw i36 %OP1_V_200, %OP2_V_200

]]></Node>
<StgValue><ssdm name="p_Val2_16_200"/></StgValue>
</operation>

<operation id="3770" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2617  %matrix_3_V_load_49 = load i18* %matrix_3_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_49"/></StgValue>
</operation>

<operation id="3771" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:2625  %input_3_V_load_50 = load i18* %input_3_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_3_V_load_50"/></StgValue>
</operation>

<operation id="3772" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:2627  %matrix_3_V_load_50 = load i18* %matrix_3_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_3_V_load_50"/></StgValue>
</operation>

<operation id="3773" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3127  %matrix_4_V_load_49 = load i18* %matrix_4_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_49"/></StgValue>
</operation>

<operation id="3774" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3135  %input_4_V_load_50 = load i18* %input_4_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_4_V_load_50"/></StgValue>
</operation>

<operation id="3775" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3137  %matrix_4_V_load_50 = load i18* %matrix_4_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_4_V_load_50"/></StgValue>
</operation>

<operation id="3776" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3637  %matrix_5_V_load_49 = load i18* %matrix_5_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_49"/></StgValue>
</operation>

<operation id="3777" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:3645  %input_5_V_load_50 = load i18* %input_5_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_5_V_load_50"/></StgValue>
</operation>

<operation id="3778" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:3647  %matrix_5_V_load_50 = load i18* %matrix_5_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_5_V_load_50"/></StgValue>
</operation>

<operation id="3779" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4147  %matrix_6_V_load_49 = load i18* %matrix_6_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_49"/></StgValue>
</operation>

<operation id="3780" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge.0:4155  %input_6_V_load_50 = load i18* %input_6_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_6_V_load_50"/></StgValue>
</operation>

<operation id="3781" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge.0:4157  %matrix_6_V_load_50 = load i18* %matrix_6_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="matrix_6_V_load_50"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="3782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1051  %tmp_50_44 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_192, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_44"/></StgValue>
</operation>

<operation id="3783" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1052  %tmp_51_44_cast = sext i36 %p_Val2_16_44 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_44_cast"/></StgValue>
</operation>

<operation id="3784" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1053  %p_Val2_17_44 = add i38 %tmp_50_44, %tmp_51_44_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_44"/></StgValue>
</operation>

<operation id="3785" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1060  %tmp_193 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_44, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1061  %tmp_50_45 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_193, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_45"/></StgValue>
</operation>

<operation id="3787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1062  %tmp_51_45_cast = sext i36 %p_Val2_16_45 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_45_cast"/></StgValue>
</operation>

<operation id="3788" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1063  %p_Val2_17_45 = add i38 %tmp_50_45, %tmp_51_45_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_45"/></StgValue>
</operation>

<operation id="3789" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1069  %p_Val2_16_46 = mul nsw i36 %OP1_V_46, %OP2_V_46

]]></Node>
<StgValue><ssdm name="p_Val2_16_46"/></StgValue>
</operation>

<operation id="3790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1070  %tmp_194 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_45, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3791" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1079  %p_Val2_16_47 = mul nsw i36 %OP1_V_47, %OP2_V_47

]]></Node>
<StgValue><ssdm name="p_Val2_16_47"/></StgValue>
</operation>

<operation id="3792" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1086  %OP1_V_48 = sext i18 %input_0_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_48"/></StgValue>
</operation>

<operation id="3793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1088  %OP2_V_48 = sext i18 %matrix_0_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_48"/></StgValue>
</operation>

<operation id="3794" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1089  %p_Val2_16_48 = mul nsw i36 %OP1_V_48, %OP2_V_48

]]></Node>
<StgValue><ssdm name="p_Val2_16_48"/></StgValue>
</operation>

<operation id="3795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1096  %OP1_V_49 = sext i18 %input_0_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_49"/></StgValue>
</operation>

<operation id="3796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1098  %OP2_V_49 = sext i18 %matrix_0_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_49"/></StgValue>
</operation>

<operation id="3797" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1099  %p_Val2_16_49 = mul nsw i36 %OP1_V_49, %OP2_V_49

]]></Node>
<StgValue><ssdm name="p_Val2_16_49"/></StgValue>
</operation>

<operation id="3798" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1579  %p_Val2_16_97 = mul nsw i36 %OP1_V_97, %OP2_V_97

]]></Node>
<StgValue><ssdm name="p_Val2_16_97"/></StgValue>
</operation>

<operation id="3799" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1589  %p_Val2_16_98 = mul nsw i36 %OP1_V_98, %OP2_V_98

]]></Node>
<StgValue><ssdm name="p_Val2_16_98"/></StgValue>
</operation>

<operation id="3800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1596  %OP1_V_99 = sext i18 %input_1_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_99"/></StgValue>
</operation>

<operation id="3801" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1598  %OP2_V_99 = sext i18 %matrix_1_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_99"/></StgValue>
</operation>

<operation id="3802" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1599  %p_Val2_16_99 = mul nsw i36 %OP1_V_99, %OP2_V_99

]]></Node>
<StgValue><ssdm name="p_Val2_16_99"/></StgValue>
</operation>

<operation id="3803" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1606  %OP1_V_100 = sext i18 %input_1_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_100"/></StgValue>
</operation>

<operation id="3804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:1608  %OP2_V_100 = sext i18 %matrix_1_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_100"/></StgValue>
</operation>

<operation id="3805" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1609  %p_Val2_16_100 = mul nsw i36 %OP1_V_100, %OP2_V_100

]]></Node>
<StgValue><ssdm name="p_Val2_16_100"/></StgValue>
</operation>

<operation id="3806" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2089  %p_Val2_16_148 = mul nsw i36 %OP1_V_148, %OP2_V_148

]]></Node>
<StgValue><ssdm name="p_Val2_16_148"/></StgValue>
</operation>

<operation id="3807" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2099  %p_Val2_16_149 = mul nsw i36 %OP1_V_149, %OP2_V_149

]]></Node>
<StgValue><ssdm name="p_Val2_16_149"/></StgValue>
</operation>

<operation id="3808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2106  %OP1_V_150 = sext i18 %input_2_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_150"/></StgValue>
</operation>

<operation id="3809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2108  %OP2_V_150 = sext i18 %matrix_2_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_150"/></StgValue>
</operation>

<operation id="3810" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2109  %p_Val2_16_150 = mul nsw i36 %OP1_V_150, %OP2_V_150

]]></Node>
<StgValue><ssdm name="p_Val2_16_150"/></StgValue>
</operation>

<operation id="3811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2116  %OP1_V_151 = sext i18 %input_2_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_151"/></StgValue>
</operation>

<operation id="3812" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2118  %OP2_V_151 = sext i18 %matrix_2_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_151"/></StgValue>
</operation>

<operation id="3813" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2119  %p_Val2_16_151 = mul nsw i36 %OP1_V_151, %OP2_V_151

]]></Node>
<StgValue><ssdm name="p_Val2_16_151"/></StgValue>
</operation>

<operation id="3814" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2599  %p_Val2_16_199 = mul nsw i36 %OP1_V_199, %OP2_V_199

]]></Node>
<StgValue><ssdm name="p_Val2_16_199"/></StgValue>
</operation>

<operation id="3815" st_id="29" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2609  %p_Val2_16_200 = mul nsw i36 %OP1_V_200, %OP2_V_200

]]></Node>
<StgValue><ssdm name="p_Val2_16_200"/></StgValue>
</operation>

<operation id="3816" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2616  %OP1_V_201 = sext i18 %input_3_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_201"/></StgValue>
</operation>

<operation id="3817" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2618  %OP2_V_201 = sext i18 %matrix_3_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_201"/></StgValue>
</operation>

<operation id="3818" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2619  %p_Val2_16_201 = mul nsw i36 %OP1_V_201, %OP2_V_201

]]></Node>
<StgValue><ssdm name="p_Val2_16_201"/></StgValue>
</operation>

<operation id="3819" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2626  %OP1_V_202 = sext i18 %input_3_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_202"/></StgValue>
</operation>

<operation id="3820" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2628  %OP2_V_202 = sext i18 %matrix_3_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_202"/></StgValue>
</operation>

<operation id="3821" st_id="29" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2629  %p_Val2_16_202 = mul nsw i36 %OP1_V_202, %OP2_V_202

]]></Node>
<StgValue><ssdm name="p_Val2_16_202"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="3822" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1071  %tmp_50_46 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_194, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_46"/></StgValue>
</operation>

<operation id="3823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1072  %tmp_51_46_cast = sext i36 %p_Val2_16_46 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_46_cast"/></StgValue>
</operation>

<operation id="3824" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1073  %p_Val2_17_46 = add i38 %tmp_50_46, %tmp_51_46_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_46"/></StgValue>
</operation>

<operation id="3825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1080  %tmp_195 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_46, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1081  %tmp_50_47 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_195, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_47"/></StgValue>
</operation>

<operation id="3827" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1082  %tmp_51_47_cast = sext i36 %p_Val2_16_47 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_47_cast"/></StgValue>
</operation>

<operation id="3828" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1083  %p_Val2_17_47 = add i38 %tmp_50_47, %tmp_51_47_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_47"/></StgValue>
</operation>

<operation id="3829" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1089  %p_Val2_16_48 = mul nsw i36 %OP1_V_48, %OP2_V_48

]]></Node>
<StgValue><ssdm name="p_Val2_16_48"/></StgValue>
</operation>

<operation id="3830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1090  %tmp_196 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_47, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3831" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1099  %p_Val2_16_49 = mul nsw i36 %OP1_V_49, %OP2_V_49

]]></Node>
<StgValue><ssdm name="p_Val2_16_49"/></StgValue>
</operation>

<operation id="3832" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1599  %p_Val2_16_99 = mul nsw i36 %OP1_V_99, %OP2_V_99

]]></Node>
<StgValue><ssdm name="p_Val2_16_99"/></StgValue>
</operation>

<operation id="3833" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:1609  %p_Val2_16_100 = mul nsw i36 %OP1_V_100, %OP2_V_100

]]></Node>
<StgValue><ssdm name="p_Val2_16_100"/></StgValue>
</operation>

<operation id="3834" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2109  %p_Val2_16_150 = mul nsw i36 %OP1_V_150, %OP2_V_150

]]></Node>
<StgValue><ssdm name="p_Val2_16_150"/></StgValue>
</operation>

<operation id="3835" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2119  %p_Val2_16_151 = mul nsw i36 %OP1_V_151, %OP2_V_151

]]></Node>
<StgValue><ssdm name="p_Val2_16_151"/></StgValue>
</operation>

<operation id="3836" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2619  %p_Val2_16_201 = mul nsw i36 %OP1_V_201, %OP2_V_201

]]></Node>
<StgValue><ssdm name="p_Val2_16_201"/></StgValue>
</operation>

<operation id="3837" st_id="30" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2629  %p_Val2_16_202 = mul nsw i36 %OP1_V_202, %OP2_V_202

]]></Node>
<StgValue><ssdm name="p_Val2_16_202"/></StgValue>
</operation>

<operation id="3838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2646  %OP1_V_204 = sext i18 %input_4_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_204"/></StgValue>
</operation>

<operation id="3839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2648  %OP2_V_204 = sext i18 %matrix_4_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_204"/></StgValue>
</operation>

<operation id="3840" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2649  %p_Val2_16_204 = mul nsw i36 %OP1_V_204, %OP2_V_204

]]></Node>
<StgValue><ssdm name="p_Val2_16_204"/></StgValue>
</operation>

<operation id="3841" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2656  %OP1_V_205 = sext i18 %input_4_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_205"/></StgValue>
</operation>

<operation id="3842" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2658  %OP2_V_205 = sext i18 %matrix_4_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_205"/></StgValue>
</operation>

<operation id="3843" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2659  %p_Val2_16_205 = mul nsw i36 %OP1_V_205, %OP2_V_205

]]></Node>
<StgValue><ssdm name="p_Val2_16_205"/></StgValue>
</operation>

<operation id="3844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2666  %OP1_V_206 = sext i18 %input_4_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_206"/></StgValue>
</operation>

<operation id="3845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2668  %OP2_V_206 = sext i18 %matrix_4_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_206"/></StgValue>
</operation>

<operation id="3846" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2669  %p_Val2_16_206 = mul nsw i36 %OP1_V_206, %OP2_V_206

]]></Node>
<StgValue><ssdm name="p_Val2_16_206"/></StgValue>
</operation>

<operation id="3847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2676  %OP1_V_207 = sext i18 %input_4_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_207"/></StgValue>
</operation>

<operation id="3848" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2678  %OP2_V_207 = sext i18 %matrix_4_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_207"/></StgValue>
</operation>

<operation id="3849" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2679  %p_Val2_16_207 = mul nsw i36 %OP1_V_207, %OP2_V_207

]]></Node>
<StgValue><ssdm name="p_Val2_16_207"/></StgValue>
</operation>

<operation id="3850" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2686  %OP1_V_208 = sext i18 %input_4_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_208"/></StgValue>
</operation>

<operation id="3851" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2688  %OP2_V_208 = sext i18 %matrix_4_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_208"/></StgValue>
</operation>

<operation id="3852" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2689  %p_Val2_16_208 = mul nsw i36 %OP1_V_208, %OP2_V_208

]]></Node>
<StgValue><ssdm name="p_Val2_16_208"/></StgValue>
</operation>

<operation id="3853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2696  %OP1_V_209 = sext i18 %input_4_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_209"/></StgValue>
</operation>

<operation id="3854" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2698  %OP2_V_209 = sext i18 %matrix_4_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_209"/></StgValue>
</operation>

<operation id="3855" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2699  %p_Val2_16_209 = mul nsw i36 %OP1_V_209, %OP2_V_209

]]></Node>
<StgValue><ssdm name="p_Val2_16_209"/></StgValue>
</operation>

<operation id="3856" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2706  %OP1_V_210 = sext i18 %input_4_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_210"/></StgValue>
</operation>

<operation id="3857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2708  %OP2_V_210 = sext i18 %matrix_4_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_210"/></StgValue>
</operation>

<operation id="3858" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2709  %p_Val2_16_210 = mul nsw i36 %OP1_V_210, %OP2_V_210

]]></Node>
<StgValue><ssdm name="p_Val2_16_210"/></StgValue>
</operation>

<operation id="3859" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2716  %OP1_V_211 = sext i18 %input_4_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_211"/></StgValue>
</operation>

<operation id="3860" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2718  %OP2_V_211 = sext i18 %matrix_4_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_211"/></StgValue>
</operation>

<operation id="3861" st_id="30" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2719  %p_Val2_16_211 = mul nsw i36 %OP1_V_211, %OP2_V_211

]]></Node>
<StgValue><ssdm name="p_Val2_16_211"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="3862" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1091  %tmp_50_48 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_196, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_48"/></StgValue>
</operation>

<operation id="3863" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1092  %tmp_51_48_cast = sext i36 %p_Val2_16_48 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_48_cast"/></StgValue>
</operation>

<operation id="3864" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1093  %p_Val2_17_48 = add i38 %tmp_50_48, %tmp_51_48_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_48"/></StgValue>
</operation>

<operation id="3865" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1100  %tmp_197 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_48, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1101  %tmp_50_49 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_197, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_49"/></StgValue>
</operation>

<operation id="3867" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1102  %tmp_51_49_cast = sext i36 %p_Val2_16_49 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_49_cast"/></StgValue>
</operation>

<operation id="3868" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1103  %p_Val2_17_49 = add i38 %tmp_50_49, %tmp_51_49_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_49"/></StgValue>
</operation>

<operation id="3869" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1110  %tmp_198 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_49, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3870" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2649  %p_Val2_16_204 = mul nsw i36 %OP1_V_204, %OP2_V_204

]]></Node>
<StgValue><ssdm name="p_Val2_16_204"/></StgValue>
</operation>

<operation id="3871" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2659  %p_Val2_16_205 = mul nsw i36 %OP1_V_205, %OP2_V_205

]]></Node>
<StgValue><ssdm name="p_Val2_16_205"/></StgValue>
</operation>

<operation id="3872" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2669  %p_Val2_16_206 = mul nsw i36 %OP1_V_206, %OP2_V_206

]]></Node>
<StgValue><ssdm name="p_Val2_16_206"/></StgValue>
</operation>

<operation id="3873" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2679  %p_Val2_16_207 = mul nsw i36 %OP1_V_207, %OP2_V_207

]]></Node>
<StgValue><ssdm name="p_Val2_16_207"/></StgValue>
</operation>

<operation id="3874" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2689  %p_Val2_16_208 = mul nsw i36 %OP1_V_208, %OP2_V_208

]]></Node>
<StgValue><ssdm name="p_Val2_16_208"/></StgValue>
</operation>

<operation id="3875" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2699  %p_Val2_16_209 = mul nsw i36 %OP1_V_209, %OP2_V_209

]]></Node>
<StgValue><ssdm name="p_Val2_16_209"/></StgValue>
</operation>

<operation id="3876" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2709  %p_Val2_16_210 = mul nsw i36 %OP1_V_210, %OP2_V_210

]]></Node>
<StgValue><ssdm name="p_Val2_16_210"/></StgValue>
</operation>

<operation id="3877" st_id="31" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2719  %p_Val2_16_211 = mul nsw i36 %OP1_V_211, %OP2_V_211

]]></Node>
<StgValue><ssdm name="p_Val2_16_211"/></StgValue>
</operation>

<operation id="3878" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2726  %OP1_V_212 = sext i18 %input_4_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_212"/></StgValue>
</operation>

<operation id="3879" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2728  %OP2_V_212 = sext i18 %matrix_4_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_212"/></StgValue>
</operation>

<operation id="3880" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2729  %p_Val2_16_212 = mul nsw i36 %OP1_V_212, %OP2_V_212

]]></Node>
<StgValue><ssdm name="p_Val2_16_212"/></StgValue>
</operation>

<operation id="3881" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2736  %OP1_V_213 = sext i18 %input_4_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_213"/></StgValue>
</operation>

<operation id="3882" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2738  %OP2_V_213 = sext i18 %matrix_4_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_213"/></StgValue>
</operation>

<operation id="3883" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2739  %p_Val2_16_213 = mul nsw i36 %OP1_V_213, %OP2_V_213

]]></Node>
<StgValue><ssdm name="p_Val2_16_213"/></StgValue>
</operation>

<operation id="3884" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2746  %OP1_V_214 = sext i18 %input_4_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_214"/></StgValue>
</operation>

<operation id="3885" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2748  %OP2_V_214 = sext i18 %matrix_4_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_214"/></StgValue>
</operation>

<operation id="3886" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2749  %p_Val2_16_214 = mul nsw i36 %OP1_V_214, %OP2_V_214

]]></Node>
<StgValue><ssdm name="p_Val2_16_214"/></StgValue>
</operation>

<operation id="3887" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2756  %OP1_V_215 = sext i18 %input_4_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_215"/></StgValue>
</operation>

<operation id="3888" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2758  %OP2_V_215 = sext i18 %matrix_4_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_215"/></StgValue>
</operation>

<operation id="3889" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2759  %p_Val2_16_215 = mul nsw i36 %OP1_V_215, %OP2_V_215

]]></Node>
<StgValue><ssdm name="p_Val2_16_215"/></StgValue>
</operation>

<operation id="3890" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2766  %OP1_V_216 = sext i18 %input_4_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_216"/></StgValue>
</operation>

<operation id="3891" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2768  %OP2_V_216 = sext i18 %matrix_4_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_216"/></StgValue>
</operation>

<operation id="3892" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2769  %p_Val2_16_216 = mul nsw i36 %OP1_V_216, %OP2_V_216

]]></Node>
<StgValue><ssdm name="p_Val2_16_216"/></StgValue>
</operation>

<operation id="3893" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2776  %OP1_V_217 = sext i18 %input_4_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_217"/></StgValue>
</operation>

<operation id="3894" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2778  %OP2_V_217 = sext i18 %matrix_4_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_217"/></StgValue>
</operation>

<operation id="3895" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2779  %p_Val2_16_217 = mul nsw i36 %OP1_V_217, %OP2_V_217

]]></Node>
<StgValue><ssdm name="p_Val2_16_217"/></StgValue>
</operation>

<operation id="3896" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2786  %OP1_V_218 = sext i18 %input_4_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_218"/></StgValue>
</operation>

<operation id="3897" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2788  %OP2_V_218 = sext i18 %matrix_4_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_218"/></StgValue>
</operation>

<operation id="3898" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2789  %p_Val2_16_218 = mul nsw i36 %OP1_V_218, %OP2_V_218

]]></Node>
<StgValue><ssdm name="p_Val2_16_218"/></StgValue>
</operation>

<operation id="3899" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2796  %OP1_V_219 = sext i18 %input_4_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_219"/></StgValue>
</operation>

<operation id="3900" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2798  %OP2_V_219 = sext i18 %matrix_4_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_219"/></StgValue>
</operation>

<operation id="3901" st_id="31" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2799  %p_Val2_16_219 = mul nsw i36 %OP1_V_219, %OP2_V_219

]]></Node>
<StgValue><ssdm name="p_Val2_16_219"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="3902" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1111  %tmp_50_50 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_198, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_50"/></StgValue>
</operation>

<operation id="3903" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1112  %tmp_51_50_cast = sext i36 %p_Val2_16_50 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_50_cast"/></StgValue>
</operation>

<operation id="3904" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1113  %p_Val2_17_50 = add i38 %tmp_50_50, %tmp_51_50_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_50"/></StgValue>
</operation>

<operation id="3905" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1120  %tmp_199 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_50, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3906" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1121  %tmp_50_51 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_199, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_51"/></StgValue>
</operation>

<operation id="3907" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1122  %tmp_51_51_cast = sext i36 %p_Val2_16_51 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_51_cast"/></StgValue>
</operation>

<operation id="3908" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1123  %p_Val2_17_51 = add i38 %tmp_50_51, %tmp_51_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_51"/></StgValue>
</operation>

<operation id="3909" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1130  %tmp_200 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_51, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3910" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2729  %p_Val2_16_212 = mul nsw i36 %OP1_V_212, %OP2_V_212

]]></Node>
<StgValue><ssdm name="p_Val2_16_212"/></StgValue>
</operation>

<operation id="3911" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2739  %p_Val2_16_213 = mul nsw i36 %OP1_V_213, %OP2_V_213

]]></Node>
<StgValue><ssdm name="p_Val2_16_213"/></StgValue>
</operation>

<operation id="3912" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2749  %p_Val2_16_214 = mul nsw i36 %OP1_V_214, %OP2_V_214

]]></Node>
<StgValue><ssdm name="p_Val2_16_214"/></StgValue>
</operation>

<operation id="3913" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2759  %p_Val2_16_215 = mul nsw i36 %OP1_V_215, %OP2_V_215

]]></Node>
<StgValue><ssdm name="p_Val2_16_215"/></StgValue>
</operation>

<operation id="3914" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2769  %p_Val2_16_216 = mul nsw i36 %OP1_V_216, %OP2_V_216

]]></Node>
<StgValue><ssdm name="p_Val2_16_216"/></StgValue>
</operation>

<operation id="3915" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2779  %p_Val2_16_217 = mul nsw i36 %OP1_V_217, %OP2_V_217

]]></Node>
<StgValue><ssdm name="p_Val2_16_217"/></StgValue>
</operation>

<operation id="3916" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2789  %p_Val2_16_218 = mul nsw i36 %OP1_V_218, %OP2_V_218

]]></Node>
<StgValue><ssdm name="p_Val2_16_218"/></StgValue>
</operation>

<operation id="3917" st_id="32" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2799  %p_Val2_16_219 = mul nsw i36 %OP1_V_219, %OP2_V_219

]]></Node>
<StgValue><ssdm name="p_Val2_16_219"/></StgValue>
</operation>

<operation id="3918" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2806  %OP1_V_220 = sext i18 %input_4_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_220"/></StgValue>
</operation>

<operation id="3919" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2808  %OP2_V_220 = sext i18 %matrix_4_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_220"/></StgValue>
</operation>

<operation id="3920" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2809  %p_Val2_16_220 = mul nsw i36 %OP1_V_220, %OP2_V_220

]]></Node>
<StgValue><ssdm name="p_Val2_16_220"/></StgValue>
</operation>

<operation id="3921" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2816  %OP1_V_221 = sext i18 %input_4_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_221"/></StgValue>
</operation>

<operation id="3922" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2818  %OP2_V_221 = sext i18 %matrix_4_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_221"/></StgValue>
</operation>

<operation id="3923" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2819  %p_Val2_16_221 = mul nsw i36 %OP1_V_221, %OP2_V_221

]]></Node>
<StgValue><ssdm name="p_Val2_16_221"/></StgValue>
</operation>

<operation id="3924" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2826  %OP1_V_222 = sext i18 %input_4_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_222"/></StgValue>
</operation>

<operation id="3925" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2828  %OP2_V_222 = sext i18 %matrix_4_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_222"/></StgValue>
</operation>

<operation id="3926" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2829  %p_Val2_16_222 = mul nsw i36 %OP1_V_222, %OP2_V_222

]]></Node>
<StgValue><ssdm name="p_Val2_16_222"/></StgValue>
</operation>

<operation id="3927" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2836  %OP1_V_223 = sext i18 %input_4_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_223"/></StgValue>
</operation>

<operation id="3928" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2838  %OP2_V_223 = sext i18 %matrix_4_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_223"/></StgValue>
</operation>

<operation id="3929" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2839  %p_Val2_16_223 = mul nsw i36 %OP1_V_223, %OP2_V_223

]]></Node>
<StgValue><ssdm name="p_Val2_16_223"/></StgValue>
</operation>

<operation id="3930" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2846  %OP1_V_224 = sext i18 %input_4_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_224"/></StgValue>
</operation>

<operation id="3931" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2848  %OP2_V_224 = sext i18 %matrix_4_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_224"/></StgValue>
</operation>

<operation id="3932" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2849  %p_Val2_16_224 = mul nsw i36 %OP1_V_224, %OP2_V_224

]]></Node>
<StgValue><ssdm name="p_Val2_16_224"/></StgValue>
</operation>

<operation id="3933" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2856  %OP1_V_225 = sext i18 %input_4_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_225"/></StgValue>
</operation>

<operation id="3934" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2858  %OP2_V_225 = sext i18 %matrix_4_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_225"/></StgValue>
</operation>

<operation id="3935" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2859  %p_Val2_16_225 = mul nsw i36 %OP1_V_225, %OP2_V_225

]]></Node>
<StgValue><ssdm name="p_Val2_16_225"/></StgValue>
</operation>

<operation id="3936" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2866  %OP1_V_226 = sext i18 %input_4_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_226"/></StgValue>
</operation>

<operation id="3937" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2868  %OP2_V_226 = sext i18 %matrix_4_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_226"/></StgValue>
</operation>

<operation id="3938" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2869  %p_Val2_16_226 = mul nsw i36 %OP1_V_226, %OP2_V_226

]]></Node>
<StgValue><ssdm name="p_Val2_16_226"/></StgValue>
</operation>

<operation id="3939" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2876  %OP1_V_227 = sext i18 %input_4_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_227"/></StgValue>
</operation>

<operation id="3940" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2878  %OP2_V_227 = sext i18 %matrix_4_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_227"/></StgValue>
</operation>

<operation id="3941" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2879  %p_Val2_16_227 = mul nsw i36 %OP1_V_227, %OP2_V_227

]]></Node>
<StgValue><ssdm name="p_Val2_16_227"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="3942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1131  %tmp_50_52 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_200, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_52"/></StgValue>
</operation>

<operation id="3943" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1132  %tmp_51_52_cast = sext i36 %p_Val2_16_52 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_52_cast"/></StgValue>
</operation>

<operation id="3944" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1133  %p_Val2_17_52 = add i38 %tmp_50_52, %tmp_51_52_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_52"/></StgValue>
</operation>

<operation id="3945" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1140  %tmp_201 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_52, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3946" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1141  %tmp_50_53 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_201, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_53"/></StgValue>
</operation>

<operation id="3947" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1142  %tmp_51_53_cast = sext i36 %p_Val2_16_53 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_53_cast"/></StgValue>
</operation>

<operation id="3948" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1143  %p_Val2_17_53 = add i38 %tmp_50_53, %tmp_51_53_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_53"/></StgValue>
</operation>

<operation id="3949" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1150  %tmp_202 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_53, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3950" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2809  %p_Val2_16_220 = mul nsw i36 %OP1_V_220, %OP2_V_220

]]></Node>
<StgValue><ssdm name="p_Val2_16_220"/></StgValue>
</operation>

<operation id="3951" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2819  %p_Val2_16_221 = mul nsw i36 %OP1_V_221, %OP2_V_221

]]></Node>
<StgValue><ssdm name="p_Val2_16_221"/></StgValue>
</operation>

<operation id="3952" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2829  %p_Val2_16_222 = mul nsw i36 %OP1_V_222, %OP2_V_222

]]></Node>
<StgValue><ssdm name="p_Val2_16_222"/></StgValue>
</operation>

<operation id="3953" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2839  %p_Val2_16_223 = mul nsw i36 %OP1_V_223, %OP2_V_223

]]></Node>
<StgValue><ssdm name="p_Val2_16_223"/></StgValue>
</operation>

<operation id="3954" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2849  %p_Val2_16_224 = mul nsw i36 %OP1_V_224, %OP2_V_224

]]></Node>
<StgValue><ssdm name="p_Val2_16_224"/></StgValue>
</operation>

<operation id="3955" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2859  %p_Val2_16_225 = mul nsw i36 %OP1_V_225, %OP2_V_225

]]></Node>
<StgValue><ssdm name="p_Val2_16_225"/></StgValue>
</operation>

<operation id="3956" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2869  %p_Val2_16_226 = mul nsw i36 %OP1_V_226, %OP2_V_226

]]></Node>
<StgValue><ssdm name="p_Val2_16_226"/></StgValue>
</operation>

<operation id="3957" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2879  %p_Val2_16_227 = mul nsw i36 %OP1_V_227, %OP2_V_227

]]></Node>
<StgValue><ssdm name="p_Val2_16_227"/></StgValue>
</operation>

<operation id="3958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2886  %OP1_V_228 = sext i18 %input_4_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_228"/></StgValue>
</operation>

<operation id="3959" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2888  %OP2_V_228 = sext i18 %matrix_4_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_228"/></StgValue>
</operation>

<operation id="3960" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2889  %p_Val2_16_228 = mul nsw i36 %OP1_V_228, %OP2_V_228

]]></Node>
<StgValue><ssdm name="p_Val2_16_228"/></StgValue>
</operation>

<operation id="3961" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2896  %OP1_V_229 = sext i18 %input_4_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_229"/></StgValue>
</operation>

<operation id="3962" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2898  %OP2_V_229 = sext i18 %matrix_4_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_229"/></StgValue>
</operation>

<operation id="3963" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2899  %p_Val2_16_229 = mul nsw i36 %OP1_V_229, %OP2_V_229

]]></Node>
<StgValue><ssdm name="p_Val2_16_229"/></StgValue>
</operation>

<operation id="3964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2906  %OP1_V_230 = sext i18 %input_4_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_230"/></StgValue>
</operation>

<operation id="3965" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2908  %OP2_V_230 = sext i18 %matrix_4_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_230"/></StgValue>
</operation>

<operation id="3966" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2909  %p_Val2_16_230 = mul nsw i36 %OP1_V_230, %OP2_V_230

]]></Node>
<StgValue><ssdm name="p_Val2_16_230"/></StgValue>
</operation>

<operation id="3967" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2916  %OP1_V_231 = sext i18 %input_4_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_231"/></StgValue>
</operation>

<operation id="3968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2918  %OP2_V_231 = sext i18 %matrix_4_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_231"/></StgValue>
</operation>

<operation id="3969" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2919  %p_Val2_16_231 = mul nsw i36 %OP1_V_231, %OP2_V_231

]]></Node>
<StgValue><ssdm name="p_Val2_16_231"/></StgValue>
</operation>

<operation id="3970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2926  %OP1_V_232 = sext i18 %input_4_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_232"/></StgValue>
</operation>

<operation id="3971" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2928  %OP2_V_232 = sext i18 %matrix_4_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_232"/></StgValue>
</operation>

<operation id="3972" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2929  %p_Val2_16_232 = mul nsw i36 %OP1_V_232, %OP2_V_232

]]></Node>
<StgValue><ssdm name="p_Val2_16_232"/></StgValue>
</operation>

<operation id="3973" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2936  %OP1_V_233 = sext i18 %input_4_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_233"/></StgValue>
</operation>

<operation id="3974" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2938  %OP2_V_233 = sext i18 %matrix_4_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_233"/></StgValue>
</operation>

<operation id="3975" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2939  %p_Val2_16_233 = mul nsw i36 %OP1_V_233, %OP2_V_233

]]></Node>
<StgValue><ssdm name="p_Val2_16_233"/></StgValue>
</operation>

<operation id="3976" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2946  %OP1_V_234 = sext i18 %input_4_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_234"/></StgValue>
</operation>

<operation id="3977" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2948  %OP2_V_234 = sext i18 %matrix_4_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_234"/></StgValue>
</operation>

<operation id="3978" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2949  %p_Val2_16_234 = mul nsw i36 %OP1_V_234, %OP2_V_234

]]></Node>
<StgValue><ssdm name="p_Val2_16_234"/></StgValue>
</operation>

<operation id="3979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2956  %OP1_V_235 = sext i18 %input_4_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_235"/></StgValue>
</operation>

<operation id="3980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2958  %OP2_V_235 = sext i18 %matrix_4_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_235"/></StgValue>
</operation>

<operation id="3981" st_id="33" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2959  %p_Val2_16_235 = mul nsw i36 %OP1_V_235, %OP2_V_235

]]></Node>
<StgValue><ssdm name="p_Val2_16_235"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="3982" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1151  %tmp_50_54 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_202, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_54"/></StgValue>
</operation>

<operation id="3983" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1152  %tmp_51_54_cast = sext i36 %p_Val2_16_54 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_54_cast"/></StgValue>
</operation>

<operation id="3984" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1153  %p_Val2_17_54 = add i38 %tmp_50_54, %tmp_51_54_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_54"/></StgValue>
</operation>

<operation id="3985" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1160  %tmp_203 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_54, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3986" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1161  %tmp_50_55 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_203, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_55"/></StgValue>
</operation>

<operation id="3987" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1162  %tmp_51_55_cast = sext i36 %p_Val2_16_55 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_55_cast"/></StgValue>
</operation>

<operation id="3988" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1163  %p_Val2_17_55 = add i38 %tmp_50_55, %tmp_51_55_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_55"/></StgValue>
</operation>

<operation id="3989" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1170  %tmp_204 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_55, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3990" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2889  %p_Val2_16_228 = mul nsw i36 %OP1_V_228, %OP2_V_228

]]></Node>
<StgValue><ssdm name="p_Val2_16_228"/></StgValue>
</operation>

<operation id="3991" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2899  %p_Val2_16_229 = mul nsw i36 %OP1_V_229, %OP2_V_229

]]></Node>
<StgValue><ssdm name="p_Val2_16_229"/></StgValue>
</operation>

<operation id="3992" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2909  %p_Val2_16_230 = mul nsw i36 %OP1_V_230, %OP2_V_230

]]></Node>
<StgValue><ssdm name="p_Val2_16_230"/></StgValue>
</operation>

<operation id="3993" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2919  %p_Val2_16_231 = mul nsw i36 %OP1_V_231, %OP2_V_231

]]></Node>
<StgValue><ssdm name="p_Val2_16_231"/></StgValue>
</operation>

<operation id="3994" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2929  %p_Val2_16_232 = mul nsw i36 %OP1_V_232, %OP2_V_232

]]></Node>
<StgValue><ssdm name="p_Val2_16_232"/></StgValue>
</operation>

<operation id="3995" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2939  %p_Val2_16_233 = mul nsw i36 %OP1_V_233, %OP2_V_233

]]></Node>
<StgValue><ssdm name="p_Val2_16_233"/></StgValue>
</operation>

<operation id="3996" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2949  %p_Val2_16_234 = mul nsw i36 %OP1_V_234, %OP2_V_234

]]></Node>
<StgValue><ssdm name="p_Val2_16_234"/></StgValue>
</operation>

<operation id="3997" st_id="34" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2959  %p_Val2_16_235 = mul nsw i36 %OP1_V_235, %OP2_V_235

]]></Node>
<StgValue><ssdm name="p_Val2_16_235"/></StgValue>
</operation>

<operation id="3998" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2966  %OP1_V_236 = sext i18 %input_4_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_236"/></StgValue>
</operation>

<operation id="3999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2968  %OP2_V_236 = sext i18 %matrix_4_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_236"/></StgValue>
</operation>

<operation id="4000" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2969  %p_Val2_16_236 = mul nsw i36 %OP1_V_236, %OP2_V_236

]]></Node>
<StgValue><ssdm name="p_Val2_16_236"/></StgValue>
</operation>

<operation id="4001" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2976  %OP1_V_237 = sext i18 %input_4_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_237"/></StgValue>
</operation>

<operation id="4002" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2978  %OP2_V_237 = sext i18 %matrix_4_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_237"/></StgValue>
</operation>

<operation id="4003" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2979  %p_Val2_16_237 = mul nsw i36 %OP1_V_237, %OP2_V_237

]]></Node>
<StgValue><ssdm name="p_Val2_16_237"/></StgValue>
</operation>

<operation id="4004" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2986  %OP1_V_238 = sext i18 %input_4_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_238"/></StgValue>
</operation>

<operation id="4005" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2988  %OP2_V_238 = sext i18 %matrix_4_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_238"/></StgValue>
</operation>

<operation id="4006" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2989  %p_Val2_16_238 = mul nsw i36 %OP1_V_238, %OP2_V_238

]]></Node>
<StgValue><ssdm name="p_Val2_16_238"/></StgValue>
</operation>

<operation id="4007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2996  %OP1_V_239 = sext i18 %input_4_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_239"/></StgValue>
</operation>

<operation id="4008" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:2998  %OP2_V_239 = sext i18 %matrix_4_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_239"/></StgValue>
</operation>

<operation id="4009" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2999  %p_Val2_16_239 = mul nsw i36 %OP1_V_239, %OP2_V_239

]]></Node>
<StgValue><ssdm name="p_Val2_16_239"/></StgValue>
</operation>

<operation id="4010" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3006  %OP1_V_240 = sext i18 %input_4_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_240"/></StgValue>
</operation>

<operation id="4011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3008  %OP2_V_240 = sext i18 %matrix_4_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_240"/></StgValue>
</operation>

<operation id="4012" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3009  %p_Val2_16_240 = mul nsw i36 %OP1_V_240, %OP2_V_240

]]></Node>
<StgValue><ssdm name="p_Val2_16_240"/></StgValue>
</operation>

<operation id="4013" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3016  %OP1_V_241 = sext i18 %input_4_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_241"/></StgValue>
</operation>

<operation id="4014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3018  %OP2_V_241 = sext i18 %matrix_4_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_241"/></StgValue>
</operation>

<operation id="4015" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3019  %p_Val2_16_241 = mul nsw i36 %OP1_V_241, %OP2_V_241

]]></Node>
<StgValue><ssdm name="p_Val2_16_241"/></StgValue>
</operation>

<operation id="4016" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3026  %OP1_V_242 = sext i18 %input_4_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_242"/></StgValue>
</operation>

<operation id="4017" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3028  %OP2_V_242 = sext i18 %matrix_4_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_242"/></StgValue>
</operation>

<operation id="4018" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3029  %p_Val2_16_242 = mul nsw i36 %OP1_V_242, %OP2_V_242

]]></Node>
<StgValue><ssdm name="p_Val2_16_242"/></StgValue>
</operation>

<operation id="4019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3036  %OP1_V_243 = sext i18 %input_4_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_243"/></StgValue>
</operation>

<operation id="4020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3038  %OP2_V_243 = sext i18 %matrix_4_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_243"/></StgValue>
</operation>

<operation id="4021" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3039  %p_Val2_16_243 = mul nsw i36 %OP1_V_243, %OP2_V_243

]]></Node>
<StgValue><ssdm name="p_Val2_16_243"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="4022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1171  %tmp_50_56 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_204, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_56"/></StgValue>
</operation>

<operation id="4023" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1172  %tmp_51_56_cast = sext i36 %p_Val2_16_56 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_56_cast"/></StgValue>
</operation>

<operation id="4024" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1173  %p_Val2_17_56 = add i38 %tmp_50_56, %tmp_51_56_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_56"/></StgValue>
</operation>

<operation id="4025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1180  %tmp_205 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_56, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="4026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1181  %tmp_50_57 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_205, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_57"/></StgValue>
</operation>

<operation id="4027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1182  %tmp_51_57_cast = sext i36 %p_Val2_16_57 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_57_cast"/></StgValue>
</operation>

<operation id="4028" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1183  %p_Val2_17_57 = add i38 %tmp_50_57, %tmp_51_57_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_57"/></StgValue>
</operation>

<operation id="4029" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1190  %tmp_206 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_57, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4030" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2969  %p_Val2_16_236 = mul nsw i36 %OP1_V_236, %OP2_V_236

]]></Node>
<StgValue><ssdm name="p_Val2_16_236"/></StgValue>
</operation>

<operation id="4031" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2979  %p_Val2_16_237 = mul nsw i36 %OP1_V_237, %OP2_V_237

]]></Node>
<StgValue><ssdm name="p_Val2_16_237"/></StgValue>
</operation>

<operation id="4032" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2989  %p_Val2_16_238 = mul nsw i36 %OP1_V_238, %OP2_V_238

]]></Node>
<StgValue><ssdm name="p_Val2_16_238"/></StgValue>
</operation>

<operation id="4033" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:2999  %p_Val2_16_239 = mul nsw i36 %OP1_V_239, %OP2_V_239

]]></Node>
<StgValue><ssdm name="p_Val2_16_239"/></StgValue>
</operation>

<operation id="4034" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3009  %p_Val2_16_240 = mul nsw i36 %OP1_V_240, %OP2_V_240

]]></Node>
<StgValue><ssdm name="p_Val2_16_240"/></StgValue>
</operation>

<operation id="4035" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3019  %p_Val2_16_241 = mul nsw i36 %OP1_V_241, %OP2_V_241

]]></Node>
<StgValue><ssdm name="p_Val2_16_241"/></StgValue>
</operation>

<operation id="4036" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3029  %p_Val2_16_242 = mul nsw i36 %OP1_V_242, %OP2_V_242

]]></Node>
<StgValue><ssdm name="p_Val2_16_242"/></StgValue>
</operation>

<operation id="4037" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3039  %p_Val2_16_243 = mul nsw i36 %OP1_V_243, %OP2_V_243

]]></Node>
<StgValue><ssdm name="p_Val2_16_243"/></StgValue>
</operation>

<operation id="4038" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3046  %OP1_V_244 = sext i18 %input_4_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_244"/></StgValue>
</operation>

<operation id="4039" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3048  %OP2_V_244 = sext i18 %matrix_4_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_244"/></StgValue>
</operation>

<operation id="4040" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3049  %p_Val2_16_244 = mul nsw i36 %OP1_V_244, %OP2_V_244

]]></Node>
<StgValue><ssdm name="p_Val2_16_244"/></StgValue>
</operation>

<operation id="4041" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3056  %OP1_V_245 = sext i18 %input_4_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_245"/></StgValue>
</operation>

<operation id="4042" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3058  %OP2_V_245 = sext i18 %matrix_4_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_245"/></StgValue>
</operation>

<operation id="4043" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3059  %p_Val2_16_245 = mul nsw i36 %OP1_V_245, %OP2_V_245

]]></Node>
<StgValue><ssdm name="p_Val2_16_245"/></StgValue>
</operation>

<operation id="4044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3066  %OP1_V_246 = sext i18 %input_4_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_246"/></StgValue>
</operation>

<operation id="4045" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3068  %OP2_V_246 = sext i18 %matrix_4_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_246"/></StgValue>
</operation>

<operation id="4046" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3069  %p_Val2_16_246 = mul nsw i36 %OP1_V_246, %OP2_V_246

]]></Node>
<StgValue><ssdm name="p_Val2_16_246"/></StgValue>
</operation>

<operation id="4047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3076  %OP1_V_247 = sext i18 %input_4_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_247"/></StgValue>
</operation>

<operation id="4048" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3078  %OP2_V_247 = sext i18 %matrix_4_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_247"/></StgValue>
</operation>

<operation id="4049" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3079  %p_Val2_16_247 = mul nsw i36 %OP1_V_247, %OP2_V_247

]]></Node>
<StgValue><ssdm name="p_Val2_16_247"/></StgValue>
</operation>

<operation id="4050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3086  %OP1_V_248 = sext i18 %input_4_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_248"/></StgValue>
</operation>

<operation id="4051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3088  %OP2_V_248 = sext i18 %matrix_4_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_248"/></StgValue>
</operation>

<operation id="4052" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3089  %p_Val2_16_248 = mul nsw i36 %OP1_V_248, %OP2_V_248

]]></Node>
<StgValue><ssdm name="p_Val2_16_248"/></StgValue>
</operation>

<operation id="4053" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3096  %OP1_V_249 = sext i18 %input_4_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_249"/></StgValue>
</operation>

<operation id="4054" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3098  %OP2_V_249 = sext i18 %matrix_4_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_249"/></StgValue>
</operation>

<operation id="4055" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3099  %p_Val2_16_249 = mul nsw i36 %OP1_V_249, %OP2_V_249

]]></Node>
<StgValue><ssdm name="p_Val2_16_249"/></StgValue>
</operation>

<operation id="4056" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3106  %OP1_V_250 = sext i18 %input_4_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_250"/></StgValue>
</operation>

<operation id="4057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3108  %OP2_V_250 = sext i18 %matrix_4_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_250"/></StgValue>
</operation>

<operation id="4058" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3109  %p_Val2_16_250 = mul nsw i36 %OP1_V_250, %OP2_V_250

]]></Node>
<StgValue><ssdm name="p_Val2_16_250"/></StgValue>
</operation>

<operation id="4059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3116  %OP1_V_251 = sext i18 %input_4_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_251"/></StgValue>
</operation>

<operation id="4060" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3118  %OP2_V_251 = sext i18 %matrix_4_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_251"/></StgValue>
</operation>

<operation id="4061" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3119  %p_Val2_16_251 = mul nsw i36 %OP1_V_251, %OP2_V_251

]]></Node>
<StgValue><ssdm name="p_Val2_16_251"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="4062" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1191  %tmp_50_58 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_206, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_58"/></StgValue>
</operation>

<operation id="4063" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1192  %tmp_51_58_cast = sext i36 %p_Val2_16_58 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_58_cast"/></StgValue>
</operation>

<operation id="4064" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1193  %p_Val2_17_58 = add i38 %tmp_50_58, %tmp_51_58_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_58"/></StgValue>
</operation>

<operation id="4065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1200  %tmp_207 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_58, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4066" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1201  %tmp_50_59 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_207, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_59"/></StgValue>
</operation>

<operation id="4067" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1202  %tmp_51_59_cast = sext i36 %p_Val2_16_59 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_59_cast"/></StgValue>
</operation>

<operation id="4068" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1203  %p_Val2_17_59 = add i38 %tmp_50_59, %tmp_51_59_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_59"/></StgValue>
</operation>

<operation id="4069" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1210  %tmp_208 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_59, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="4070" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3049  %p_Val2_16_244 = mul nsw i36 %OP1_V_244, %OP2_V_244

]]></Node>
<StgValue><ssdm name="p_Val2_16_244"/></StgValue>
</operation>

<operation id="4071" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3059  %p_Val2_16_245 = mul nsw i36 %OP1_V_245, %OP2_V_245

]]></Node>
<StgValue><ssdm name="p_Val2_16_245"/></StgValue>
</operation>

<operation id="4072" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3069  %p_Val2_16_246 = mul nsw i36 %OP1_V_246, %OP2_V_246

]]></Node>
<StgValue><ssdm name="p_Val2_16_246"/></StgValue>
</operation>

<operation id="4073" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3079  %p_Val2_16_247 = mul nsw i36 %OP1_V_247, %OP2_V_247

]]></Node>
<StgValue><ssdm name="p_Val2_16_247"/></StgValue>
</operation>

<operation id="4074" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3089  %p_Val2_16_248 = mul nsw i36 %OP1_V_248, %OP2_V_248

]]></Node>
<StgValue><ssdm name="p_Val2_16_248"/></StgValue>
</operation>

<operation id="4075" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3099  %p_Val2_16_249 = mul nsw i36 %OP1_V_249, %OP2_V_249

]]></Node>
<StgValue><ssdm name="p_Val2_16_249"/></StgValue>
</operation>

<operation id="4076" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3109  %p_Val2_16_250 = mul nsw i36 %OP1_V_250, %OP2_V_250

]]></Node>
<StgValue><ssdm name="p_Val2_16_250"/></StgValue>
</operation>

<operation id="4077" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3119  %p_Val2_16_251 = mul nsw i36 %OP1_V_251, %OP2_V_251

]]></Node>
<StgValue><ssdm name="p_Val2_16_251"/></StgValue>
</operation>

<operation id="4078" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3126  %OP1_V_252 = sext i18 %input_4_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_252"/></StgValue>
</operation>

<operation id="4079" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3128  %OP2_V_252 = sext i18 %matrix_4_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_252"/></StgValue>
</operation>

<operation id="4080" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3129  %p_Val2_16_252 = mul nsw i36 %OP1_V_252, %OP2_V_252

]]></Node>
<StgValue><ssdm name="p_Val2_16_252"/></StgValue>
</operation>

<operation id="4081" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3136  %OP1_V_253 = sext i18 %input_4_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_253"/></StgValue>
</operation>

<operation id="4082" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3138  %OP2_V_253 = sext i18 %matrix_4_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_253"/></StgValue>
</operation>

<operation id="4083" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3139  %p_Val2_16_253 = mul nsw i36 %OP1_V_253, %OP2_V_253

]]></Node>
<StgValue><ssdm name="p_Val2_16_253"/></StgValue>
</operation>

<operation id="4084" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3156  %OP1_V_255 = sext i18 %input_5_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_255"/></StgValue>
</operation>

<operation id="4085" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3158  %OP2_V_255 = sext i18 %matrix_5_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_255"/></StgValue>
</operation>

<operation id="4086" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3159  %p_Val2_16_255 = mul nsw i36 %OP1_V_255, %OP2_V_255

]]></Node>
<StgValue><ssdm name="p_Val2_16_255"/></StgValue>
</operation>

<operation id="4087" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3166  %OP1_V_256 = sext i18 %input_5_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_256"/></StgValue>
</operation>

<operation id="4088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3168  %OP2_V_256 = sext i18 %matrix_5_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_256"/></StgValue>
</operation>

<operation id="4089" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3169  %p_Val2_16_256 = mul nsw i36 %OP1_V_256, %OP2_V_256

]]></Node>
<StgValue><ssdm name="p_Val2_16_256"/></StgValue>
</operation>

<operation id="4090" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3176  %OP1_V_257 = sext i18 %input_5_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_257"/></StgValue>
</operation>

<operation id="4091" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3178  %OP2_V_257 = sext i18 %matrix_5_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_257"/></StgValue>
</operation>

<operation id="4092" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3179  %p_Val2_16_257 = mul nsw i36 %OP1_V_257, %OP2_V_257

]]></Node>
<StgValue><ssdm name="p_Val2_16_257"/></StgValue>
</operation>

<operation id="4093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3186  %OP1_V_258 = sext i18 %input_5_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_258"/></StgValue>
</operation>

<operation id="4094" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3188  %OP2_V_258 = sext i18 %matrix_5_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_258"/></StgValue>
</operation>

<operation id="4095" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3189  %p_Val2_16_258 = mul nsw i36 %OP1_V_258, %OP2_V_258

]]></Node>
<StgValue><ssdm name="p_Val2_16_258"/></StgValue>
</operation>

<operation id="4096" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3196  %OP1_V_259 = sext i18 %input_5_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_259"/></StgValue>
</operation>

<operation id="4097" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3198  %OP2_V_259 = sext i18 %matrix_5_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_259"/></StgValue>
</operation>

<operation id="4098" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3199  %p_Val2_16_259 = mul nsw i36 %OP1_V_259, %OP2_V_259

]]></Node>
<StgValue><ssdm name="p_Val2_16_259"/></StgValue>
</operation>

<operation id="4099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3206  %OP1_V_260 = sext i18 %input_5_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_260"/></StgValue>
</operation>

<operation id="4100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3208  %OP2_V_260 = sext i18 %matrix_5_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_260"/></StgValue>
</operation>

<operation id="4101" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3209  %p_Val2_16_260 = mul nsw i36 %OP1_V_260, %OP2_V_260

]]></Node>
<StgValue><ssdm name="p_Val2_16_260"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="4102" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1211  %tmp_50_60 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_208, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_60"/></StgValue>
</operation>

<operation id="4103" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1212  %tmp_51_60_cast = sext i36 %p_Val2_16_60 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_60_cast"/></StgValue>
</operation>

<operation id="4104" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1213  %p_Val2_17_60 = add i38 %tmp_50_60, %tmp_51_60_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_60"/></StgValue>
</operation>

<operation id="4105" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1220  %tmp_209 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_60, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="4106" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1221  %tmp_50_61 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_209, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_61"/></StgValue>
</operation>

<operation id="4107" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1222  %tmp_51_61_cast = sext i36 %p_Val2_16_61 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_61_cast"/></StgValue>
</operation>

<operation id="4108" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1223  %p_Val2_17_61 = add i38 %tmp_50_61, %tmp_51_61_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_61"/></StgValue>
</operation>

<operation id="4109" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1230  %tmp_210 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_61, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="4110" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3129  %p_Val2_16_252 = mul nsw i36 %OP1_V_252, %OP2_V_252

]]></Node>
<StgValue><ssdm name="p_Val2_16_252"/></StgValue>
</operation>

<operation id="4111" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3139  %p_Val2_16_253 = mul nsw i36 %OP1_V_253, %OP2_V_253

]]></Node>
<StgValue><ssdm name="p_Val2_16_253"/></StgValue>
</operation>

<operation id="4112" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3159  %p_Val2_16_255 = mul nsw i36 %OP1_V_255, %OP2_V_255

]]></Node>
<StgValue><ssdm name="p_Val2_16_255"/></StgValue>
</operation>

<operation id="4113" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3169  %p_Val2_16_256 = mul nsw i36 %OP1_V_256, %OP2_V_256

]]></Node>
<StgValue><ssdm name="p_Val2_16_256"/></StgValue>
</operation>

<operation id="4114" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3179  %p_Val2_16_257 = mul nsw i36 %OP1_V_257, %OP2_V_257

]]></Node>
<StgValue><ssdm name="p_Val2_16_257"/></StgValue>
</operation>

<operation id="4115" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3189  %p_Val2_16_258 = mul nsw i36 %OP1_V_258, %OP2_V_258

]]></Node>
<StgValue><ssdm name="p_Val2_16_258"/></StgValue>
</operation>

<operation id="4116" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3199  %p_Val2_16_259 = mul nsw i36 %OP1_V_259, %OP2_V_259

]]></Node>
<StgValue><ssdm name="p_Val2_16_259"/></StgValue>
</operation>

<operation id="4117" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3209  %p_Val2_16_260 = mul nsw i36 %OP1_V_260, %OP2_V_260

]]></Node>
<StgValue><ssdm name="p_Val2_16_260"/></StgValue>
</operation>

<operation id="4118" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3216  %OP1_V_261 = sext i18 %input_5_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_261"/></StgValue>
</operation>

<operation id="4119" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3218  %OP2_V_261 = sext i18 %matrix_5_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_261"/></StgValue>
</operation>

<operation id="4120" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3219  %p_Val2_16_261 = mul nsw i36 %OP1_V_261, %OP2_V_261

]]></Node>
<StgValue><ssdm name="p_Val2_16_261"/></StgValue>
</operation>

<operation id="4121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3226  %OP1_V_262 = sext i18 %input_5_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_262"/></StgValue>
</operation>

<operation id="4122" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3228  %OP2_V_262 = sext i18 %matrix_5_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_262"/></StgValue>
</operation>

<operation id="4123" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3229  %p_Val2_16_262 = mul nsw i36 %OP1_V_262, %OP2_V_262

]]></Node>
<StgValue><ssdm name="p_Val2_16_262"/></StgValue>
</operation>

<operation id="4124" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3236  %OP1_V_263 = sext i18 %input_5_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_263"/></StgValue>
</operation>

<operation id="4125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3238  %OP2_V_263 = sext i18 %matrix_5_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_263"/></StgValue>
</operation>

<operation id="4126" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3239  %p_Val2_16_263 = mul nsw i36 %OP1_V_263, %OP2_V_263

]]></Node>
<StgValue><ssdm name="p_Val2_16_263"/></StgValue>
</operation>

<operation id="4127" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3246  %OP1_V_264 = sext i18 %input_5_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_264"/></StgValue>
</operation>

<operation id="4128" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3248  %OP2_V_264 = sext i18 %matrix_5_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_264"/></StgValue>
</operation>

<operation id="4129" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3249  %p_Val2_16_264 = mul nsw i36 %OP1_V_264, %OP2_V_264

]]></Node>
<StgValue><ssdm name="p_Val2_16_264"/></StgValue>
</operation>

<operation id="4130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3256  %OP1_V_265 = sext i18 %input_5_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_265"/></StgValue>
</operation>

<operation id="4131" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3258  %OP2_V_265 = sext i18 %matrix_5_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_265"/></StgValue>
</operation>

<operation id="4132" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3259  %p_Val2_16_265 = mul nsw i36 %OP1_V_265, %OP2_V_265

]]></Node>
<StgValue><ssdm name="p_Val2_16_265"/></StgValue>
</operation>

<operation id="4133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3266  %OP1_V_266 = sext i18 %input_5_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_266"/></StgValue>
</operation>

<operation id="4134" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3268  %OP2_V_266 = sext i18 %matrix_5_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_266"/></StgValue>
</operation>

<operation id="4135" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3269  %p_Val2_16_266 = mul nsw i36 %OP1_V_266, %OP2_V_266

]]></Node>
<StgValue><ssdm name="p_Val2_16_266"/></StgValue>
</operation>

<operation id="4136" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3276  %OP1_V_267 = sext i18 %input_5_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_267"/></StgValue>
</operation>

<operation id="4137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3278  %OP2_V_267 = sext i18 %matrix_5_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_267"/></StgValue>
</operation>

<operation id="4138" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3279  %p_Val2_16_267 = mul nsw i36 %OP1_V_267, %OP2_V_267

]]></Node>
<StgValue><ssdm name="p_Val2_16_267"/></StgValue>
</operation>

<operation id="4139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3286  %OP1_V_268 = sext i18 %input_5_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_268"/></StgValue>
</operation>

<operation id="4140" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3288  %OP2_V_268 = sext i18 %matrix_5_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_268"/></StgValue>
</operation>

<operation id="4141" st_id="37" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3289  %p_Val2_16_268 = mul nsw i36 %OP1_V_268, %OP2_V_268

]]></Node>
<StgValue><ssdm name="p_Val2_16_268"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="4142" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1231  %tmp_50_62 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_210, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_62"/></StgValue>
</operation>

<operation id="4143" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1232  %tmp_51_62_cast = sext i36 %p_Val2_16_62 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_62_cast"/></StgValue>
</operation>

<operation id="4144" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1233  %p_Val2_17_62 = add i38 %tmp_50_62, %tmp_51_62_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_62"/></StgValue>
</operation>

<operation id="4145" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1240  %tmp_211 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_62, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4146" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1241  %tmp_50_63 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_211, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_63"/></StgValue>
</operation>

<operation id="4147" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1242  %tmp_51_63_cast = sext i36 %p_Val2_16_63 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_63_cast"/></StgValue>
</operation>

<operation id="4148" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1243  %p_Val2_17_63 = add i38 %tmp_50_63, %tmp_51_63_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_63"/></StgValue>
</operation>

<operation id="4149" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1250  %tmp_212 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_63, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="4150" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3219  %p_Val2_16_261 = mul nsw i36 %OP1_V_261, %OP2_V_261

]]></Node>
<StgValue><ssdm name="p_Val2_16_261"/></StgValue>
</operation>

<operation id="4151" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3229  %p_Val2_16_262 = mul nsw i36 %OP1_V_262, %OP2_V_262

]]></Node>
<StgValue><ssdm name="p_Val2_16_262"/></StgValue>
</operation>

<operation id="4152" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3239  %p_Val2_16_263 = mul nsw i36 %OP1_V_263, %OP2_V_263

]]></Node>
<StgValue><ssdm name="p_Val2_16_263"/></StgValue>
</operation>

<operation id="4153" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3249  %p_Val2_16_264 = mul nsw i36 %OP1_V_264, %OP2_V_264

]]></Node>
<StgValue><ssdm name="p_Val2_16_264"/></StgValue>
</operation>

<operation id="4154" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3259  %p_Val2_16_265 = mul nsw i36 %OP1_V_265, %OP2_V_265

]]></Node>
<StgValue><ssdm name="p_Val2_16_265"/></StgValue>
</operation>

<operation id="4155" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3269  %p_Val2_16_266 = mul nsw i36 %OP1_V_266, %OP2_V_266

]]></Node>
<StgValue><ssdm name="p_Val2_16_266"/></StgValue>
</operation>

<operation id="4156" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3279  %p_Val2_16_267 = mul nsw i36 %OP1_V_267, %OP2_V_267

]]></Node>
<StgValue><ssdm name="p_Val2_16_267"/></StgValue>
</operation>

<operation id="4157" st_id="38" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3289  %p_Val2_16_268 = mul nsw i36 %OP1_V_268, %OP2_V_268

]]></Node>
<StgValue><ssdm name="p_Val2_16_268"/></StgValue>
</operation>

<operation id="4158" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3296  %OP1_V_269 = sext i18 %input_5_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_269"/></StgValue>
</operation>

<operation id="4159" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3298  %OP2_V_269 = sext i18 %matrix_5_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_269"/></StgValue>
</operation>

<operation id="4160" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3299  %p_Val2_16_269 = mul nsw i36 %OP1_V_269, %OP2_V_269

]]></Node>
<StgValue><ssdm name="p_Val2_16_269"/></StgValue>
</operation>

<operation id="4161" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3306  %OP1_V_270 = sext i18 %input_5_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_270"/></StgValue>
</operation>

<operation id="4162" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3308  %OP2_V_270 = sext i18 %matrix_5_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_270"/></StgValue>
</operation>

<operation id="4163" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3309  %p_Val2_16_270 = mul nsw i36 %OP1_V_270, %OP2_V_270

]]></Node>
<StgValue><ssdm name="p_Val2_16_270"/></StgValue>
</operation>

<operation id="4164" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3316  %OP1_V_271 = sext i18 %input_5_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_271"/></StgValue>
</operation>

<operation id="4165" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3318  %OP2_V_271 = sext i18 %matrix_5_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_271"/></StgValue>
</operation>

<operation id="4166" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3319  %p_Val2_16_271 = mul nsw i36 %OP1_V_271, %OP2_V_271

]]></Node>
<StgValue><ssdm name="p_Val2_16_271"/></StgValue>
</operation>

<operation id="4167" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3326  %OP1_V_272 = sext i18 %input_5_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_272"/></StgValue>
</operation>

<operation id="4168" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3328  %OP2_V_272 = sext i18 %matrix_5_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_272"/></StgValue>
</operation>

<operation id="4169" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3329  %p_Val2_16_272 = mul nsw i36 %OP1_V_272, %OP2_V_272

]]></Node>
<StgValue><ssdm name="p_Val2_16_272"/></StgValue>
</operation>

<operation id="4170" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3336  %OP1_V_273 = sext i18 %input_5_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_273"/></StgValue>
</operation>

<operation id="4171" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3338  %OP2_V_273 = sext i18 %matrix_5_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_273"/></StgValue>
</operation>

<operation id="4172" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3339  %p_Val2_16_273 = mul nsw i36 %OP1_V_273, %OP2_V_273

]]></Node>
<StgValue><ssdm name="p_Val2_16_273"/></StgValue>
</operation>

<operation id="4173" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3346  %OP1_V_274 = sext i18 %input_5_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_274"/></StgValue>
</operation>

<operation id="4174" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3348  %OP2_V_274 = sext i18 %matrix_5_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_274"/></StgValue>
</operation>

<operation id="4175" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3349  %p_Val2_16_274 = mul nsw i36 %OP1_V_274, %OP2_V_274

]]></Node>
<StgValue><ssdm name="p_Val2_16_274"/></StgValue>
</operation>

<operation id="4176" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3356  %OP1_V_275 = sext i18 %input_5_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_275"/></StgValue>
</operation>

<operation id="4177" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3358  %OP2_V_275 = sext i18 %matrix_5_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_275"/></StgValue>
</operation>

<operation id="4178" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3359  %p_Val2_16_275 = mul nsw i36 %OP1_V_275, %OP2_V_275

]]></Node>
<StgValue><ssdm name="p_Val2_16_275"/></StgValue>
</operation>

<operation id="4179" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3366  %OP1_V_276 = sext i18 %input_5_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_276"/></StgValue>
</operation>

<operation id="4180" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3368  %OP2_V_276 = sext i18 %matrix_5_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_276"/></StgValue>
</operation>

<operation id="4181" st_id="38" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3369  %p_Val2_16_276 = mul nsw i36 %OP1_V_276, %OP2_V_276

]]></Node>
<StgValue><ssdm name="p_Val2_16_276"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="4182" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1251  %tmp_50_64 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_212, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_64"/></StgValue>
</operation>

<operation id="4183" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1252  %tmp_51_64_cast = sext i36 %p_Val2_16_64 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_64_cast"/></StgValue>
</operation>

<operation id="4184" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1253  %p_Val2_17_64 = add i38 %tmp_50_64, %tmp_51_64_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_64"/></StgValue>
</operation>

<operation id="4185" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1260  %tmp_213 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_64, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="4186" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1261  %tmp_50_65 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_213, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_65"/></StgValue>
</operation>

<operation id="4187" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1262  %tmp_51_65_cast = sext i36 %p_Val2_16_65 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_65_cast"/></StgValue>
</operation>

<operation id="4188" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1263  %p_Val2_17_65 = add i38 %tmp_50_65, %tmp_51_65_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_65"/></StgValue>
</operation>

<operation id="4189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1270  %tmp_214 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_65, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="4190" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3299  %p_Val2_16_269 = mul nsw i36 %OP1_V_269, %OP2_V_269

]]></Node>
<StgValue><ssdm name="p_Val2_16_269"/></StgValue>
</operation>

<operation id="4191" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3309  %p_Val2_16_270 = mul nsw i36 %OP1_V_270, %OP2_V_270

]]></Node>
<StgValue><ssdm name="p_Val2_16_270"/></StgValue>
</operation>

<operation id="4192" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3319  %p_Val2_16_271 = mul nsw i36 %OP1_V_271, %OP2_V_271

]]></Node>
<StgValue><ssdm name="p_Val2_16_271"/></StgValue>
</operation>

<operation id="4193" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3329  %p_Val2_16_272 = mul nsw i36 %OP1_V_272, %OP2_V_272

]]></Node>
<StgValue><ssdm name="p_Val2_16_272"/></StgValue>
</operation>

<operation id="4194" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3339  %p_Val2_16_273 = mul nsw i36 %OP1_V_273, %OP2_V_273

]]></Node>
<StgValue><ssdm name="p_Val2_16_273"/></StgValue>
</operation>

<operation id="4195" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3349  %p_Val2_16_274 = mul nsw i36 %OP1_V_274, %OP2_V_274

]]></Node>
<StgValue><ssdm name="p_Val2_16_274"/></StgValue>
</operation>

<operation id="4196" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3359  %p_Val2_16_275 = mul nsw i36 %OP1_V_275, %OP2_V_275

]]></Node>
<StgValue><ssdm name="p_Val2_16_275"/></StgValue>
</operation>

<operation id="4197" st_id="39" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3369  %p_Val2_16_276 = mul nsw i36 %OP1_V_276, %OP2_V_276

]]></Node>
<StgValue><ssdm name="p_Val2_16_276"/></StgValue>
</operation>

<operation id="4198" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3376  %OP1_V_277 = sext i18 %input_5_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_277"/></StgValue>
</operation>

<operation id="4199" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3378  %OP2_V_277 = sext i18 %matrix_5_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_277"/></StgValue>
</operation>

<operation id="4200" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3379  %p_Val2_16_277 = mul nsw i36 %OP1_V_277, %OP2_V_277

]]></Node>
<StgValue><ssdm name="p_Val2_16_277"/></StgValue>
</operation>

<operation id="4201" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3386  %OP1_V_278 = sext i18 %input_5_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_278"/></StgValue>
</operation>

<operation id="4202" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3388  %OP2_V_278 = sext i18 %matrix_5_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_278"/></StgValue>
</operation>

<operation id="4203" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3389  %p_Val2_16_278 = mul nsw i36 %OP1_V_278, %OP2_V_278

]]></Node>
<StgValue><ssdm name="p_Val2_16_278"/></StgValue>
</operation>

<operation id="4204" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3396  %OP1_V_279 = sext i18 %input_5_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_279"/></StgValue>
</operation>

<operation id="4205" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3398  %OP2_V_279 = sext i18 %matrix_5_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_279"/></StgValue>
</operation>

<operation id="4206" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3399  %p_Val2_16_279 = mul nsw i36 %OP1_V_279, %OP2_V_279

]]></Node>
<StgValue><ssdm name="p_Val2_16_279"/></StgValue>
</operation>

<operation id="4207" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3406  %OP1_V_280 = sext i18 %input_5_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_280"/></StgValue>
</operation>

<operation id="4208" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3408  %OP2_V_280 = sext i18 %matrix_5_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_280"/></StgValue>
</operation>

<operation id="4209" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3409  %p_Val2_16_280 = mul nsw i36 %OP1_V_280, %OP2_V_280

]]></Node>
<StgValue><ssdm name="p_Val2_16_280"/></StgValue>
</operation>

<operation id="4210" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3416  %OP1_V_281 = sext i18 %input_5_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_281"/></StgValue>
</operation>

<operation id="4211" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3418  %OP2_V_281 = sext i18 %matrix_5_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_281"/></StgValue>
</operation>

<operation id="4212" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3419  %p_Val2_16_281 = mul nsw i36 %OP1_V_281, %OP2_V_281

]]></Node>
<StgValue><ssdm name="p_Val2_16_281"/></StgValue>
</operation>

<operation id="4213" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3426  %OP1_V_282 = sext i18 %input_5_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_282"/></StgValue>
</operation>

<operation id="4214" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3428  %OP2_V_282 = sext i18 %matrix_5_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_282"/></StgValue>
</operation>

<operation id="4215" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3429  %p_Val2_16_282 = mul nsw i36 %OP1_V_282, %OP2_V_282

]]></Node>
<StgValue><ssdm name="p_Val2_16_282"/></StgValue>
</operation>

<operation id="4216" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3436  %OP1_V_283 = sext i18 %input_5_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_283"/></StgValue>
</operation>

<operation id="4217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3438  %OP2_V_283 = sext i18 %matrix_5_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_283"/></StgValue>
</operation>

<operation id="4218" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3439  %p_Val2_16_283 = mul nsw i36 %OP1_V_283, %OP2_V_283

]]></Node>
<StgValue><ssdm name="p_Val2_16_283"/></StgValue>
</operation>

<operation id="4219" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3446  %OP1_V_284 = sext i18 %input_5_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_284"/></StgValue>
</operation>

<operation id="4220" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3448  %OP2_V_284 = sext i18 %matrix_5_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_284"/></StgValue>
</operation>

<operation id="4221" st_id="39" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3449  %p_Val2_16_284 = mul nsw i36 %OP1_V_284, %OP2_V_284

]]></Node>
<StgValue><ssdm name="p_Val2_16_284"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="4222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1271  %tmp_50_66 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_214, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_66"/></StgValue>
</operation>

<operation id="4223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1272  %tmp_51_66_cast = sext i36 %p_Val2_16_66 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_66_cast"/></StgValue>
</operation>

<operation id="4224" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1273  %p_Val2_17_66 = add i38 %tmp_50_66, %tmp_51_66_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_66"/></StgValue>
</operation>

<operation id="4225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1280  %tmp_215 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_66, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="4226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1281  %tmp_50_67 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_215, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_67"/></StgValue>
</operation>

<operation id="4227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1282  %tmp_51_67_cast = sext i36 %p_Val2_16_67 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_67_cast"/></StgValue>
</operation>

<operation id="4228" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1283  %p_Val2_17_67 = add i38 %tmp_50_67, %tmp_51_67_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_67"/></StgValue>
</operation>

<operation id="4229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1290  %tmp_216 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_67, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4230" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3379  %p_Val2_16_277 = mul nsw i36 %OP1_V_277, %OP2_V_277

]]></Node>
<StgValue><ssdm name="p_Val2_16_277"/></StgValue>
</operation>

<operation id="4231" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3389  %p_Val2_16_278 = mul nsw i36 %OP1_V_278, %OP2_V_278

]]></Node>
<StgValue><ssdm name="p_Val2_16_278"/></StgValue>
</operation>

<operation id="4232" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3399  %p_Val2_16_279 = mul nsw i36 %OP1_V_279, %OP2_V_279

]]></Node>
<StgValue><ssdm name="p_Val2_16_279"/></StgValue>
</operation>

<operation id="4233" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3409  %p_Val2_16_280 = mul nsw i36 %OP1_V_280, %OP2_V_280

]]></Node>
<StgValue><ssdm name="p_Val2_16_280"/></StgValue>
</operation>

<operation id="4234" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3419  %p_Val2_16_281 = mul nsw i36 %OP1_V_281, %OP2_V_281

]]></Node>
<StgValue><ssdm name="p_Val2_16_281"/></StgValue>
</operation>

<operation id="4235" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3429  %p_Val2_16_282 = mul nsw i36 %OP1_V_282, %OP2_V_282

]]></Node>
<StgValue><ssdm name="p_Val2_16_282"/></StgValue>
</operation>

<operation id="4236" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3439  %p_Val2_16_283 = mul nsw i36 %OP1_V_283, %OP2_V_283

]]></Node>
<StgValue><ssdm name="p_Val2_16_283"/></StgValue>
</operation>

<operation id="4237" st_id="40" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3449  %p_Val2_16_284 = mul nsw i36 %OP1_V_284, %OP2_V_284

]]></Node>
<StgValue><ssdm name="p_Val2_16_284"/></StgValue>
</operation>

<operation id="4238" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3456  %OP1_V_285 = sext i18 %input_5_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_285"/></StgValue>
</operation>

<operation id="4239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3458  %OP2_V_285 = sext i18 %matrix_5_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_285"/></StgValue>
</operation>

<operation id="4240" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3459  %p_Val2_16_285 = mul nsw i36 %OP1_V_285, %OP2_V_285

]]></Node>
<StgValue><ssdm name="p_Val2_16_285"/></StgValue>
</operation>

<operation id="4241" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3466  %OP1_V_286 = sext i18 %input_5_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_286"/></StgValue>
</operation>

<operation id="4242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3468  %OP2_V_286 = sext i18 %matrix_5_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_286"/></StgValue>
</operation>

<operation id="4243" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3469  %p_Val2_16_286 = mul nsw i36 %OP1_V_286, %OP2_V_286

]]></Node>
<StgValue><ssdm name="p_Val2_16_286"/></StgValue>
</operation>

<operation id="4244" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3476  %OP1_V_287 = sext i18 %input_5_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_287"/></StgValue>
</operation>

<operation id="4245" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3478  %OP2_V_287 = sext i18 %matrix_5_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_287"/></StgValue>
</operation>

<operation id="4246" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3479  %p_Val2_16_287 = mul nsw i36 %OP1_V_287, %OP2_V_287

]]></Node>
<StgValue><ssdm name="p_Val2_16_287"/></StgValue>
</operation>

<operation id="4247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3486  %OP1_V_288 = sext i18 %input_5_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_288"/></StgValue>
</operation>

<operation id="4248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3488  %OP2_V_288 = sext i18 %matrix_5_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_288"/></StgValue>
</operation>

<operation id="4249" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3489  %p_Val2_16_288 = mul nsw i36 %OP1_V_288, %OP2_V_288

]]></Node>
<StgValue><ssdm name="p_Val2_16_288"/></StgValue>
</operation>

<operation id="4250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3496  %OP1_V_289 = sext i18 %input_5_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_289"/></StgValue>
</operation>

<operation id="4251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3498  %OP2_V_289 = sext i18 %matrix_5_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_289"/></StgValue>
</operation>

<operation id="4252" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3499  %p_Val2_16_289 = mul nsw i36 %OP1_V_289, %OP2_V_289

]]></Node>
<StgValue><ssdm name="p_Val2_16_289"/></StgValue>
</operation>

<operation id="4253" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3506  %OP1_V_290 = sext i18 %input_5_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_290"/></StgValue>
</operation>

<operation id="4254" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3508  %OP2_V_290 = sext i18 %matrix_5_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_290"/></StgValue>
</operation>

<operation id="4255" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3509  %p_Val2_16_290 = mul nsw i36 %OP1_V_290, %OP2_V_290

]]></Node>
<StgValue><ssdm name="p_Val2_16_290"/></StgValue>
</operation>

<operation id="4256" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3516  %OP1_V_291 = sext i18 %input_5_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_291"/></StgValue>
</operation>

<operation id="4257" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3518  %OP2_V_291 = sext i18 %matrix_5_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_291"/></StgValue>
</operation>

<operation id="4258" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3519  %p_Val2_16_291 = mul nsw i36 %OP1_V_291, %OP2_V_291

]]></Node>
<StgValue><ssdm name="p_Val2_16_291"/></StgValue>
</operation>

<operation id="4259" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3526  %OP1_V_292 = sext i18 %input_5_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_292"/></StgValue>
</operation>

<operation id="4260" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3528  %OP2_V_292 = sext i18 %matrix_5_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_292"/></StgValue>
</operation>

<operation id="4261" st_id="40" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3529  %p_Val2_16_292 = mul nsw i36 %OP1_V_292, %OP2_V_292

]]></Node>
<StgValue><ssdm name="p_Val2_16_292"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="4262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1291  %tmp_50_68 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_216, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_68"/></StgValue>
</operation>

<operation id="4263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1292  %tmp_51_68_cast = sext i36 %p_Val2_16_68 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_68_cast"/></StgValue>
</operation>

<operation id="4264" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1293  %p_Val2_17_68 = add i38 %tmp_50_68, %tmp_51_68_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_68"/></StgValue>
</operation>

<operation id="4265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1300  %tmp_217 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_68, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1301  %tmp_50_69 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_217, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_69"/></StgValue>
</operation>

<operation id="4267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1302  %tmp_51_69_cast = sext i36 %p_Val2_16_69 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_69_cast"/></StgValue>
</operation>

<operation id="4268" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1303  %p_Val2_17_69 = add i38 %tmp_50_69, %tmp_51_69_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_69"/></StgValue>
</operation>

<operation id="4269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1310  %tmp_218 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_69, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="4270" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3459  %p_Val2_16_285 = mul nsw i36 %OP1_V_285, %OP2_V_285

]]></Node>
<StgValue><ssdm name="p_Val2_16_285"/></StgValue>
</operation>

<operation id="4271" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3469  %p_Val2_16_286 = mul nsw i36 %OP1_V_286, %OP2_V_286

]]></Node>
<StgValue><ssdm name="p_Val2_16_286"/></StgValue>
</operation>

<operation id="4272" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3479  %p_Val2_16_287 = mul nsw i36 %OP1_V_287, %OP2_V_287

]]></Node>
<StgValue><ssdm name="p_Val2_16_287"/></StgValue>
</operation>

<operation id="4273" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3489  %p_Val2_16_288 = mul nsw i36 %OP1_V_288, %OP2_V_288

]]></Node>
<StgValue><ssdm name="p_Val2_16_288"/></StgValue>
</operation>

<operation id="4274" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3499  %p_Val2_16_289 = mul nsw i36 %OP1_V_289, %OP2_V_289

]]></Node>
<StgValue><ssdm name="p_Val2_16_289"/></StgValue>
</operation>

<operation id="4275" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3509  %p_Val2_16_290 = mul nsw i36 %OP1_V_290, %OP2_V_290

]]></Node>
<StgValue><ssdm name="p_Val2_16_290"/></StgValue>
</operation>

<operation id="4276" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3519  %p_Val2_16_291 = mul nsw i36 %OP1_V_291, %OP2_V_291

]]></Node>
<StgValue><ssdm name="p_Val2_16_291"/></StgValue>
</operation>

<operation id="4277" st_id="41" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3529  %p_Val2_16_292 = mul nsw i36 %OP1_V_292, %OP2_V_292

]]></Node>
<StgValue><ssdm name="p_Val2_16_292"/></StgValue>
</operation>

<operation id="4278" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3536  %OP1_V_293 = sext i18 %input_5_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_293"/></StgValue>
</operation>

<operation id="4279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3538  %OP2_V_293 = sext i18 %matrix_5_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_293"/></StgValue>
</operation>

<operation id="4280" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3539  %p_Val2_16_293 = mul nsw i36 %OP1_V_293, %OP2_V_293

]]></Node>
<StgValue><ssdm name="p_Val2_16_293"/></StgValue>
</operation>

<operation id="4281" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3546  %OP1_V_294 = sext i18 %input_5_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_294"/></StgValue>
</operation>

<operation id="4282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3548  %OP2_V_294 = sext i18 %matrix_5_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_294"/></StgValue>
</operation>

<operation id="4283" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3549  %p_Val2_16_294 = mul nsw i36 %OP1_V_294, %OP2_V_294

]]></Node>
<StgValue><ssdm name="p_Val2_16_294"/></StgValue>
</operation>

<operation id="4284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3556  %OP1_V_295 = sext i18 %input_5_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_295"/></StgValue>
</operation>

<operation id="4285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3558  %OP2_V_295 = sext i18 %matrix_5_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_295"/></StgValue>
</operation>

<operation id="4286" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3559  %p_Val2_16_295 = mul nsw i36 %OP1_V_295, %OP2_V_295

]]></Node>
<StgValue><ssdm name="p_Val2_16_295"/></StgValue>
</operation>

<operation id="4287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3566  %OP1_V_296 = sext i18 %input_5_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_296"/></StgValue>
</operation>

<operation id="4288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3568  %OP2_V_296 = sext i18 %matrix_5_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_296"/></StgValue>
</operation>

<operation id="4289" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3569  %p_Val2_16_296 = mul nsw i36 %OP1_V_296, %OP2_V_296

]]></Node>
<StgValue><ssdm name="p_Val2_16_296"/></StgValue>
</operation>

<operation id="4290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3576  %OP1_V_297 = sext i18 %input_5_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_297"/></StgValue>
</operation>

<operation id="4291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3578  %OP2_V_297 = sext i18 %matrix_5_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_297"/></StgValue>
</operation>

<operation id="4292" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3579  %p_Val2_16_297 = mul nsw i36 %OP1_V_297, %OP2_V_297

]]></Node>
<StgValue><ssdm name="p_Val2_16_297"/></StgValue>
</operation>

<operation id="4293" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3586  %OP1_V_298 = sext i18 %input_5_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_298"/></StgValue>
</operation>

<operation id="4294" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3588  %OP2_V_298 = sext i18 %matrix_5_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_298"/></StgValue>
</operation>

<operation id="4295" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3589  %p_Val2_16_298 = mul nsw i36 %OP1_V_298, %OP2_V_298

]]></Node>
<StgValue><ssdm name="p_Val2_16_298"/></StgValue>
</operation>

<operation id="4296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3596  %OP1_V_299 = sext i18 %input_5_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_299"/></StgValue>
</operation>

<operation id="4297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3598  %OP2_V_299 = sext i18 %matrix_5_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_299"/></StgValue>
</operation>

<operation id="4298" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3599  %p_Val2_16_299 = mul nsw i36 %OP1_V_299, %OP2_V_299

]]></Node>
<StgValue><ssdm name="p_Val2_16_299"/></StgValue>
</operation>

<operation id="4299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3606  %OP1_V_300 = sext i18 %input_5_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_300"/></StgValue>
</operation>

<operation id="4300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3608  %OP2_V_300 = sext i18 %matrix_5_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_300"/></StgValue>
</operation>

<operation id="4301" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3609  %p_Val2_16_300 = mul nsw i36 %OP1_V_300, %OP2_V_300

]]></Node>
<StgValue><ssdm name="p_Val2_16_300"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="4302" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1311  %tmp_50_70 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_218, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_70"/></StgValue>
</operation>

<operation id="4303" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1312  %tmp_51_70_cast = sext i36 %p_Val2_16_70 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_70_cast"/></StgValue>
</operation>

<operation id="4304" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1313  %p_Val2_17_70 = add i38 %tmp_50_70, %tmp_51_70_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_70"/></StgValue>
</operation>

<operation id="4305" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1320  %tmp_219 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_70, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="4306" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1321  %tmp_50_71 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_219, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_71"/></StgValue>
</operation>

<operation id="4307" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1322  %tmp_51_71_cast = sext i36 %p_Val2_16_71 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_71_cast"/></StgValue>
</operation>

<operation id="4308" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1323  %p_Val2_17_71 = add i38 %tmp_50_71, %tmp_51_71_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_71"/></StgValue>
</operation>

<operation id="4309" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1330  %tmp_220 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_71, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="4310" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3539  %p_Val2_16_293 = mul nsw i36 %OP1_V_293, %OP2_V_293

]]></Node>
<StgValue><ssdm name="p_Val2_16_293"/></StgValue>
</operation>

<operation id="4311" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3549  %p_Val2_16_294 = mul nsw i36 %OP1_V_294, %OP2_V_294

]]></Node>
<StgValue><ssdm name="p_Val2_16_294"/></StgValue>
</operation>

<operation id="4312" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3559  %p_Val2_16_295 = mul nsw i36 %OP1_V_295, %OP2_V_295

]]></Node>
<StgValue><ssdm name="p_Val2_16_295"/></StgValue>
</operation>

<operation id="4313" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3569  %p_Val2_16_296 = mul nsw i36 %OP1_V_296, %OP2_V_296

]]></Node>
<StgValue><ssdm name="p_Val2_16_296"/></StgValue>
</operation>

<operation id="4314" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3579  %p_Val2_16_297 = mul nsw i36 %OP1_V_297, %OP2_V_297

]]></Node>
<StgValue><ssdm name="p_Val2_16_297"/></StgValue>
</operation>

<operation id="4315" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3589  %p_Val2_16_298 = mul nsw i36 %OP1_V_298, %OP2_V_298

]]></Node>
<StgValue><ssdm name="p_Val2_16_298"/></StgValue>
</operation>

<operation id="4316" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3599  %p_Val2_16_299 = mul nsw i36 %OP1_V_299, %OP2_V_299

]]></Node>
<StgValue><ssdm name="p_Val2_16_299"/></StgValue>
</operation>

<operation id="4317" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3609  %p_Val2_16_300 = mul nsw i36 %OP1_V_300, %OP2_V_300

]]></Node>
<StgValue><ssdm name="p_Val2_16_300"/></StgValue>
</operation>

<operation id="4318" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3616  %OP1_V_301 = sext i18 %input_5_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_301"/></StgValue>
</operation>

<operation id="4319" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3618  %OP2_V_301 = sext i18 %matrix_5_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_301"/></StgValue>
</operation>

<operation id="4320" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3619  %p_Val2_16_301 = mul nsw i36 %OP1_V_301, %OP2_V_301

]]></Node>
<StgValue><ssdm name="p_Val2_16_301"/></StgValue>
</operation>

<operation id="4321" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3626  %OP1_V_302 = sext i18 %input_5_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_302"/></StgValue>
</operation>

<operation id="4322" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3628  %OP2_V_302 = sext i18 %matrix_5_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_302"/></StgValue>
</operation>

<operation id="4323" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3629  %p_Val2_16_302 = mul nsw i36 %OP1_V_302, %OP2_V_302

]]></Node>
<StgValue><ssdm name="p_Val2_16_302"/></StgValue>
</operation>

<operation id="4324" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3636  %OP1_V_303 = sext i18 %input_5_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_303"/></StgValue>
</operation>

<operation id="4325" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3638  %OP2_V_303 = sext i18 %matrix_5_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_303"/></StgValue>
</operation>

<operation id="4326" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3639  %p_Val2_16_303 = mul nsw i36 %OP1_V_303, %OP2_V_303

]]></Node>
<StgValue><ssdm name="p_Val2_16_303"/></StgValue>
</operation>

<operation id="4327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3646  %OP1_V_304 = sext i18 %input_5_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_304"/></StgValue>
</operation>

<operation id="4328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3648  %OP2_V_304 = sext i18 %matrix_5_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_304"/></StgValue>
</operation>

<operation id="4329" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3649  %p_Val2_16_304 = mul nsw i36 %OP1_V_304, %OP2_V_304

]]></Node>
<StgValue><ssdm name="p_Val2_16_304"/></StgValue>
</operation>

<operation id="4330" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3666  %OP1_V_306 = sext i18 %input_6_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_306"/></StgValue>
</operation>

<operation id="4331" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3668  %OP2_V_306 = sext i18 %matrix_6_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_306"/></StgValue>
</operation>

<operation id="4332" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3669  %p_Val2_16_306 = mul nsw i36 %OP1_V_306, %OP2_V_306

]]></Node>
<StgValue><ssdm name="p_Val2_16_306"/></StgValue>
</operation>

<operation id="4333" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3676  %OP1_V_307 = sext i18 %input_6_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_307"/></StgValue>
</operation>

<operation id="4334" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3678  %OP2_V_307 = sext i18 %matrix_6_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_307"/></StgValue>
</operation>

<operation id="4335" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3679  %p_Val2_16_307 = mul nsw i36 %OP1_V_307, %OP2_V_307

]]></Node>
<StgValue><ssdm name="p_Val2_16_307"/></StgValue>
</operation>

<operation id="4336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3686  %OP1_V_308 = sext i18 %input_6_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_308"/></StgValue>
</operation>

<operation id="4337" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3688  %OP2_V_308 = sext i18 %matrix_6_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_308"/></StgValue>
</operation>

<operation id="4338" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3689  %p_Val2_16_308 = mul nsw i36 %OP1_V_308, %OP2_V_308

]]></Node>
<StgValue><ssdm name="p_Val2_16_308"/></StgValue>
</operation>

<operation id="4339" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3696  %OP1_V_309 = sext i18 %input_6_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_309"/></StgValue>
</operation>

<operation id="4340" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3698  %OP2_V_309 = sext i18 %matrix_6_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_309"/></StgValue>
</operation>

<operation id="4341" st_id="42" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3699  %p_Val2_16_309 = mul nsw i36 %OP1_V_309, %OP2_V_309

]]></Node>
<StgValue><ssdm name="p_Val2_16_309"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="4342" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1331  %tmp_50_72 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_220, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_72"/></StgValue>
</operation>

<operation id="4343" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1332  %tmp_51_72_cast = sext i36 %p_Val2_16_72 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_72_cast"/></StgValue>
</operation>

<operation id="4344" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1333  %p_Val2_17_72 = add i38 %tmp_50_72, %tmp_51_72_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_72"/></StgValue>
</operation>

<operation id="4345" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1340  %tmp_221 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_72, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="4346" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1341  %tmp_50_73 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_221, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_73"/></StgValue>
</operation>

<operation id="4347" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1342  %tmp_51_73_cast = sext i36 %p_Val2_16_73 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_73_cast"/></StgValue>
</operation>

<operation id="4348" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1343  %p_Val2_17_73 = add i38 %tmp_50_73, %tmp_51_73_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_73"/></StgValue>
</operation>

<operation id="4349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1350  %tmp_222 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_73, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="4350" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3619  %p_Val2_16_301 = mul nsw i36 %OP1_V_301, %OP2_V_301

]]></Node>
<StgValue><ssdm name="p_Val2_16_301"/></StgValue>
</operation>

<operation id="4351" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3629  %p_Val2_16_302 = mul nsw i36 %OP1_V_302, %OP2_V_302

]]></Node>
<StgValue><ssdm name="p_Val2_16_302"/></StgValue>
</operation>

<operation id="4352" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3639  %p_Val2_16_303 = mul nsw i36 %OP1_V_303, %OP2_V_303

]]></Node>
<StgValue><ssdm name="p_Val2_16_303"/></StgValue>
</operation>

<operation id="4353" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3649  %p_Val2_16_304 = mul nsw i36 %OP1_V_304, %OP2_V_304

]]></Node>
<StgValue><ssdm name="p_Val2_16_304"/></StgValue>
</operation>

<operation id="4354" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3669  %p_Val2_16_306 = mul nsw i36 %OP1_V_306, %OP2_V_306

]]></Node>
<StgValue><ssdm name="p_Val2_16_306"/></StgValue>
</operation>

<operation id="4355" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3679  %p_Val2_16_307 = mul nsw i36 %OP1_V_307, %OP2_V_307

]]></Node>
<StgValue><ssdm name="p_Val2_16_307"/></StgValue>
</operation>

<operation id="4356" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3689  %p_Val2_16_308 = mul nsw i36 %OP1_V_308, %OP2_V_308

]]></Node>
<StgValue><ssdm name="p_Val2_16_308"/></StgValue>
</operation>

<operation id="4357" st_id="43" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3699  %p_Val2_16_309 = mul nsw i36 %OP1_V_309, %OP2_V_309

]]></Node>
<StgValue><ssdm name="p_Val2_16_309"/></StgValue>
</operation>

<operation id="4358" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3706  %OP1_V_310 = sext i18 %input_6_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_310"/></StgValue>
</operation>

<operation id="4359" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3708  %OP2_V_310 = sext i18 %matrix_6_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_310"/></StgValue>
</operation>

<operation id="4360" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3709  %p_Val2_16_310 = mul nsw i36 %OP1_V_310, %OP2_V_310

]]></Node>
<StgValue><ssdm name="p_Val2_16_310"/></StgValue>
</operation>

<operation id="4361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3716  %OP1_V_311 = sext i18 %input_6_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_311"/></StgValue>
</operation>

<operation id="4362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3718  %OP2_V_311 = sext i18 %matrix_6_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_311"/></StgValue>
</operation>

<operation id="4363" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3719  %p_Val2_16_311 = mul nsw i36 %OP1_V_311, %OP2_V_311

]]></Node>
<StgValue><ssdm name="p_Val2_16_311"/></StgValue>
</operation>

<operation id="4364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3726  %OP1_V_312 = sext i18 %input_6_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_312"/></StgValue>
</operation>

<operation id="4365" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3728  %OP2_V_312 = sext i18 %matrix_6_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_312"/></StgValue>
</operation>

<operation id="4366" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3729  %p_Val2_16_312 = mul nsw i36 %OP1_V_312, %OP2_V_312

]]></Node>
<StgValue><ssdm name="p_Val2_16_312"/></StgValue>
</operation>

<operation id="4367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3736  %OP1_V_313 = sext i18 %input_6_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_313"/></StgValue>
</operation>

<operation id="4368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3738  %OP2_V_313 = sext i18 %matrix_6_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_313"/></StgValue>
</operation>

<operation id="4369" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3739  %p_Val2_16_313 = mul nsw i36 %OP1_V_313, %OP2_V_313

]]></Node>
<StgValue><ssdm name="p_Val2_16_313"/></StgValue>
</operation>

<operation id="4370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3746  %OP1_V_314 = sext i18 %input_6_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_314"/></StgValue>
</operation>

<operation id="4371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3748  %OP2_V_314 = sext i18 %matrix_6_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_314"/></StgValue>
</operation>

<operation id="4372" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3749  %p_Val2_16_314 = mul nsw i36 %OP1_V_314, %OP2_V_314

]]></Node>
<StgValue><ssdm name="p_Val2_16_314"/></StgValue>
</operation>

<operation id="4373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3756  %OP1_V_315 = sext i18 %input_6_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_315"/></StgValue>
</operation>

<operation id="4374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3758  %OP2_V_315 = sext i18 %matrix_6_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_315"/></StgValue>
</operation>

<operation id="4375" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3759  %p_Val2_16_315 = mul nsw i36 %OP1_V_315, %OP2_V_315

]]></Node>
<StgValue><ssdm name="p_Val2_16_315"/></StgValue>
</operation>

<operation id="4376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3766  %OP1_V_316 = sext i18 %input_6_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_316"/></StgValue>
</operation>

<operation id="4377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3768  %OP2_V_316 = sext i18 %matrix_6_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_316"/></StgValue>
</operation>

<operation id="4378" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3769  %p_Val2_16_316 = mul nsw i36 %OP1_V_316, %OP2_V_316

]]></Node>
<StgValue><ssdm name="p_Val2_16_316"/></StgValue>
</operation>

<operation id="4379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3776  %OP1_V_317 = sext i18 %input_6_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_317"/></StgValue>
</operation>

<operation id="4380" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3778  %OP2_V_317 = sext i18 %matrix_6_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_317"/></StgValue>
</operation>

<operation id="4381" st_id="43" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3779  %p_Val2_16_317 = mul nsw i36 %OP1_V_317, %OP2_V_317

]]></Node>
<StgValue><ssdm name="p_Val2_16_317"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="4382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1351  %tmp_50_74 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_222, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_74"/></StgValue>
</operation>

<operation id="4383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1352  %tmp_51_74_cast = sext i36 %p_Val2_16_74 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_74_cast"/></StgValue>
</operation>

<operation id="4384" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1353  %p_Val2_17_74 = add i38 %tmp_50_74, %tmp_51_74_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_74"/></StgValue>
</operation>

<operation id="4385" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1360  %tmp_223 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_74, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="4386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1361  %tmp_50_75 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_223, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_75"/></StgValue>
</operation>

<operation id="4387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1362  %tmp_51_75_cast = sext i36 %p_Val2_16_75 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_75_cast"/></StgValue>
</operation>

<operation id="4388" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1363  %p_Val2_17_75 = add i38 %tmp_50_75, %tmp_51_75_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_75"/></StgValue>
</operation>

<operation id="4389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1370  %tmp_224 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_75, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="4390" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3709  %p_Val2_16_310 = mul nsw i36 %OP1_V_310, %OP2_V_310

]]></Node>
<StgValue><ssdm name="p_Val2_16_310"/></StgValue>
</operation>

<operation id="4391" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3719  %p_Val2_16_311 = mul nsw i36 %OP1_V_311, %OP2_V_311

]]></Node>
<StgValue><ssdm name="p_Val2_16_311"/></StgValue>
</operation>

<operation id="4392" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3729  %p_Val2_16_312 = mul nsw i36 %OP1_V_312, %OP2_V_312

]]></Node>
<StgValue><ssdm name="p_Val2_16_312"/></StgValue>
</operation>

<operation id="4393" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3739  %p_Val2_16_313 = mul nsw i36 %OP1_V_313, %OP2_V_313

]]></Node>
<StgValue><ssdm name="p_Val2_16_313"/></StgValue>
</operation>

<operation id="4394" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3749  %p_Val2_16_314 = mul nsw i36 %OP1_V_314, %OP2_V_314

]]></Node>
<StgValue><ssdm name="p_Val2_16_314"/></StgValue>
</operation>

<operation id="4395" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3759  %p_Val2_16_315 = mul nsw i36 %OP1_V_315, %OP2_V_315

]]></Node>
<StgValue><ssdm name="p_Val2_16_315"/></StgValue>
</operation>

<operation id="4396" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3769  %p_Val2_16_316 = mul nsw i36 %OP1_V_316, %OP2_V_316

]]></Node>
<StgValue><ssdm name="p_Val2_16_316"/></StgValue>
</operation>

<operation id="4397" st_id="44" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3779  %p_Val2_16_317 = mul nsw i36 %OP1_V_317, %OP2_V_317

]]></Node>
<StgValue><ssdm name="p_Val2_16_317"/></StgValue>
</operation>

<operation id="4398" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3786  %OP1_V_318 = sext i18 %input_6_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_318"/></StgValue>
</operation>

<operation id="4399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3788  %OP2_V_318 = sext i18 %matrix_6_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_318"/></StgValue>
</operation>

<operation id="4400" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3789  %p_Val2_16_318 = mul nsw i36 %OP1_V_318, %OP2_V_318

]]></Node>
<StgValue><ssdm name="p_Val2_16_318"/></StgValue>
</operation>

<operation id="4401" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3796  %OP1_V_319 = sext i18 %input_6_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_319"/></StgValue>
</operation>

<operation id="4402" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3798  %OP2_V_319 = sext i18 %matrix_6_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_319"/></StgValue>
</operation>

<operation id="4403" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3799  %p_Val2_16_319 = mul nsw i36 %OP1_V_319, %OP2_V_319

]]></Node>
<StgValue><ssdm name="p_Val2_16_319"/></StgValue>
</operation>

<operation id="4404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3806  %OP1_V_320 = sext i18 %input_6_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_320"/></StgValue>
</operation>

<operation id="4405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3808  %OP2_V_320 = sext i18 %matrix_6_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_320"/></StgValue>
</operation>

<operation id="4406" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3809  %p_Val2_16_320 = mul nsw i36 %OP1_V_320, %OP2_V_320

]]></Node>
<StgValue><ssdm name="p_Val2_16_320"/></StgValue>
</operation>

<operation id="4407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3816  %OP1_V_321 = sext i18 %input_6_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_321"/></StgValue>
</operation>

<operation id="4408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3818  %OP2_V_321 = sext i18 %matrix_6_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_321"/></StgValue>
</operation>

<operation id="4409" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3819  %p_Val2_16_321 = mul nsw i36 %OP1_V_321, %OP2_V_321

]]></Node>
<StgValue><ssdm name="p_Val2_16_321"/></StgValue>
</operation>

<operation id="4410" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3826  %OP1_V_322 = sext i18 %input_6_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_322"/></StgValue>
</operation>

<operation id="4411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3828  %OP2_V_322 = sext i18 %matrix_6_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_322"/></StgValue>
</operation>

<operation id="4412" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3829  %p_Val2_16_322 = mul nsw i36 %OP1_V_322, %OP2_V_322

]]></Node>
<StgValue><ssdm name="p_Val2_16_322"/></StgValue>
</operation>

<operation id="4413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3836  %OP1_V_323 = sext i18 %input_6_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_323"/></StgValue>
</operation>

<operation id="4414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3838  %OP2_V_323 = sext i18 %matrix_6_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_323"/></StgValue>
</operation>

<operation id="4415" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3839  %p_Val2_16_323 = mul nsw i36 %OP1_V_323, %OP2_V_323

]]></Node>
<StgValue><ssdm name="p_Val2_16_323"/></StgValue>
</operation>

<operation id="4416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3846  %OP1_V_324 = sext i18 %input_6_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_324"/></StgValue>
</operation>

<operation id="4417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3848  %OP2_V_324 = sext i18 %matrix_6_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_324"/></StgValue>
</operation>

<operation id="4418" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3849  %p_Val2_16_324 = mul nsw i36 %OP1_V_324, %OP2_V_324

]]></Node>
<StgValue><ssdm name="p_Val2_16_324"/></StgValue>
</operation>

<operation id="4419" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3856  %OP1_V_325 = sext i18 %input_6_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_325"/></StgValue>
</operation>

<operation id="4420" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3858  %OP2_V_325 = sext i18 %matrix_6_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_325"/></StgValue>
</operation>

<operation id="4421" st_id="44" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3859  %p_Val2_16_325 = mul nsw i36 %OP1_V_325, %OP2_V_325

]]></Node>
<StgValue><ssdm name="p_Val2_16_325"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="4422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1371  %tmp_50_76 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_224, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_76"/></StgValue>
</operation>

<operation id="4423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1372  %tmp_51_76_cast = sext i36 %p_Val2_16_76 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_76_cast"/></StgValue>
</operation>

<operation id="4424" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1373  %p_Val2_17_76 = add i38 %tmp_50_76, %tmp_51_76_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_76"/></StgValue>
</operation>

<operation id="4425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1380  %tmp_225 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_76, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="4426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1381  %tmp_50_77 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_225, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_77"/></StgValue>
</operation>

<operation id="4427" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1382  %tmp_51_77_cast = sext i36 %p_Val2_16_77 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_77_cast"/></StgValue>
</operation>

<operation id="4428" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1383  %p_Val2_17_77 = add i38 %tmp_50_77, %tmp_51_77_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_77"/></StgValue>
</operation>

<operation id="4429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1390  %tmp_226 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_77, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="4430" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3789  %p_Val2_16_318 = mul nsw i36 %OP1_V_318, %OP2_V_318

]]></Node>
<StgValue><ssdm name="p_Val2_16_318"/></StgValue>
</operation>

<operation id="4431" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3799  %p_Val2_16_319 = mul nsw i36 %OP1_V_319, %OP2_V_319

]]></Node>
<StgValue><ssdm name="p_Val2_16_319"/></StgValue>
</operation>

<operation id="4432" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3809  %p_Val2_16_320 = mul nsw i36 %OP1_V_320, %OP2_V_320

]]></Node>
<StgValue><ssdm name="p_Val2_16_320"/></StgValue>
</operation>

<operation id="4433" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3819  %p_Val2_16_321 = mul nsw i36 %OP1_V_321, %OP2_V_321

]]></Node>
<StgValue><ssdm name="p_Val2_16_321"/></StgValue>
</operation>

<operation id="4434" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3829  %p_Val2_16_322 = mul nsw i36 %OP1_V_322, %OP2_V_322

]]></Node>
<StgValue><ssdm name="p_Val2_16_322"/></StgValue>
</operation>

<operation id="4435" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3839  %p_Val2_16_323 = mul nsw i36 %OP1_V_323, %OP2_V_323

]]></Node>
<StgValue><ssdm name="p_Val2_16_323"/></StgValue>
</operation>

<operation id="4436" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3849  %p_Val2_16_324 = mul nsw i36 %OP1_V_324, %OP2_V_324

]]></Node>
<StgValue><ssdm name="p_Val2_16_324"/></StgValue>
</operation>

<operation id="4437" st_id="45" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3859  %p_Val2_16_325 = mul nsw i36 %OP1_V_325, %OP2_V_325

]]></Node>
<StgValue><ssdm name="p_Val2_16_325"/></StgValue>
</operation>

<operation id="4438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3866  %OP1_V_326 = sext i18 %input_6_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_326"/></StgValue>
</operation>

<operation id="4439" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3868  %OP2_V_326 = sext i18 %matrix_6_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_326"/></StgValue>
</operation>

<operation id="4440" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3869  %p_Val2_16_326 = mul nsw i36 %OP1_V_326, %OP2_V_326

]]></Node>
<StgValue><ssdm name="p_Val2_16_326"/></StgValue>
</operation>

<operation id="4441" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3876  %OP1_V_327 = sext i18 %input_6_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_327"/></StgValue>
</operation>

<operation id="4442" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3878  %OP2_V_327 = sext i18 %matrix_6_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_327"/></StgValue>
</operation>

<operation id="4443" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3879  %p_Val2_16_327 = mul nsw i36 %OP1_V_327, %OP2_V_327

]]></Node>
<StgValue><ssdm name="p_Val2_16_327"/></StgValue>
</operation>

<operation id="4444" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3886  %OP1_V_328 = sext i18 %input_6_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_328"/></StgValue>
</operation>

<operation id="4445" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3888  %OP2_V_328 = sext i18 %matrix_6_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_328"/></StgValue>
</operation>

<operation id="4446" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3889  %p_Val2_16_328 = mul nsw i36 %OP1_V_328, %OP2_V_328

]]></Node>
<StgValue><ssdm name="p_Val2_16_328"/></StgValue>
</operation>

<operation id="4447" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3896  %OP1_V_329 = sext i18 %input_6_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_329"/></StgValue>
</operation>

<operation id="4448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3898  %OP2_V_329 = sext i18 %matrix_6_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_329"/></StgValue>
</operation>

<operation id="4449" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3899  %p_Val2_16_329 = mul nsw i36 %OP1_V_329, %OP2_V_329

]]></Node>
<StgValue><ssdm name="p_Val2_16_329"/></StgValue>
</operation>

<operation id="4450" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3906  %OP1_V_330 = sext i18 %input_6_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_330"/></StgValue>
</operation>

<operation id="4451" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3908  %OP2_V_330 = sext i18 %matrix_6_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_330"/></StgValue>
</operation>

<operation id="4452" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3909  %p_Val2_16_330 = mul nsw i36 %OP1_V_330, %OP2_V_330

]]></Node>
<StgValue><ssdm name="p_Val2_16_330"/></StgValue>
</operation>

<operation id="4453" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3916  %OP1_V_331 = sext i18 %input_6_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_331"/></StgValue>
</operation>

<operation id="4454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3918  %OP2_V_331 = sext i18 %matrix_6_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_331"/></StgValue>
</operation>

<operation id="4455" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3919  %p_Val2_16_331 = mul nsw i36 %OP1_V_331, %OP2_V_331

]]></Node>
<StgValue><ssdm name="p_Val2_16_331"/></StgValue>
</operation>

<operation id="4456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3926  %OP1_V_332 = sext i18 %input_6_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_332"/></StgValue>
</operation>

<operation id="4457" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3928  %OP2_V_332 = sext i18 %matrix_6_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_332"/></StgValue>
</operation>

<operation id="4458" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3929  %p_Val2_16_332 = mul nsw i36 %OP1_V_332, %OP2_V_332

]]></Node>
<StgValue><ssdm name="p_Val2_16_332"/></StgValue>
</operation>

<operation id="4459" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3936  %OP1_V_333 = sext i18 %input_6_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_333"/></StgValue>
</operation>

<operation id="4460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3938  %OP2_V_333 = sext i18 %matrix_6_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_333"/></StgValue>
</operation>

<operation id="4461" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3939  %p_Val2_16_333 = mul nsw i36 %OP1_V_333, %OP2_V_333

]]></Node>
<StgValue><ssdm name="p_Val2_16_333"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4462" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1391  %tmp_50_78 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_226, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_78"/></StgValue>
</operation>

<operation id="4463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1392  %tmp_51_78_cast = sext i36 %p_Val2_16_78 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_78_cast"/></StgValue>
</operation>

<operation id="4464" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1393  %p_Val2_17_78 = add i38 %tmp_50_78, %tmp_51_78_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_78"/></StgValue>
</operation>

<operation id="4465" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1400  %tmp_227 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_78, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="4466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1401  %tmp_50_79 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_227, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_79"/></StgValue>
</operation>

<operation id="4467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1402  %tmp_51_79_cast = sext i36 %p_Val2_16_79 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_79_cast"/></StgValue>
</operation>

<operation id="4468" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1403  %p_Val2_17_79 = add i38 %tmp_50_79, %tmp_51_79_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_79"/></StgValue>
</operation>

<operation id="4469" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1410  %tmp_228 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_79, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="4470" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3869  %p_Val2_16_326 = mul nsw i36 %OP1_V_326, %OP2_V_326

]]></Node>
<StgValue><ssdm name="p_Val2_16_326"/></StgValue>
</operation>

<operation id="4471" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3879  %p_Val2_16_327 = mul nsw i36 %OP1_V_327, %OP2_V_327

]]></Node>
<StgValue><ssdm name="p_Val2_16_327"/></StgValue>
</operation>

<operation id="4472" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3889  %p_Val2_16_328 = mul nsw i36 %OP1_V_328, %OP2_V_328

]]></Node>
<StgValue><ssdm name="p_Val2_16_328"/></StgValue>
</operation>

<operation id="4473" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3899  %p_Val2_16_329 = mul nsw i36 %OP1_V_329, %OP2_V_329

]]></Node>
<StgValue><ssdm name="p_Val2_16_329"/></StgValue>
</operation>

<operation id="4474" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3909  %p_Val2_16_330 = mul nsw i36 %OP1_V_330, %OP2_V_330

]]></Node>
<StgValue><ssdm name="p_Val2_16_330"/></StgValue>
</operation>

<operation id="4475" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3919  %p_Val2_16_331 = mul nsw i36 %OP1_V_331, %OP2_V_331

]]></Node>
<StgValue><ssdm name="p_Val2_16_331"/></StgValue>
</operation>

<operation id="4476" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3929  %p_Val2_16_332 = mul nsw i36 %OP1_V_332, %OP2_V_332

]]></Node>
<StgValue><ssdm name="p_Val2_16_332"/></StgValue>
</operation>

<operation id="4477" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3939  %p_Val2_16_333 = mul nsw i36 %OP1_V_333, %OP2_V_333

]]></Node>
<StgValue><ssdm name="p_Val2_16_333"/></StgValue>
</operation>

<operation id="4478" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3946  %OP1_V_334 = sext i18 %input_6_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_334"/></StgValue>
</operation>

<operation id="4479" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3948  %OP2_V_334 = sext i18 %matrix_6_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_334"/></StgValue>
</operation>

<operation id="4480" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3949  %p_Val2_16_334 = mul nsw i36 %OP1_V_334, %OP2_V_334

]]></Node>
<StgValue><ssdm name="p_Val2_16_334"/></StgValue>
</operation>

<operation id="4481" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3956  %OP1_V_335 = sext i18 %input_6_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_335"/></StgValue>
</operation>

<operation id="4482" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3958  %OP2_V_335 = sext i18 %matrix_6_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_335"/></StgValue>
</operation>

<operation id="4483" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3959  %p_Val2_16_335 = mul nsw i36 %OP1_V_335, %OP2_V_335

]]></Node>
<StgValue><ssdm name="p_Val2_16_335"/></StgValue>
</operation>

<operation id="4484" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3966  %OP1_V_336 = sext i18 %input_6_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_336"/></StgValue>
</operation>

<operation id="4485" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3968  %OP2_V_336 = sext i18 %matrix_6_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_336"/></StgValue>
</operation>

<operation id="4486" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3969  %p_Val2_16_336 = mul nsw i36 %OP1_V_336, %OP2_V_336

]]></Node>
<StgValue><ssdm name="p_Val2_16_336"/></StgValue>
</operation>

<operation id="4487" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3976  %OP1_V_337 = sext i18 %input_6_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_337"/></StgValue>
</operation>

<operation id="4488" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3978  %OP2_V_337 = sext i18 %matrix_6_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_337"/></StgValue>
</operation>

<operation id="4489" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3979  %p_Val2_16_337 = mul nsw i36 %OP1_V_337, %OP2_V_337

]]></Node>
<StgValue><ssdm name="p_Val2_16_337"/></StgValue>
</operation>

<operation id="4490" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3986  %OP1_V_338 = sext i18 %input_6_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_338"/></StgValue>
</operation>

<operation id="4491" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3988  %OP2_V_338 = sext i18 %matrix_6_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_338"/></StgValue>
</operation>

<operation id="4492" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3989  %p_Val2_16_338 = mul nsw i36 %OP1_V_338, %OP2_V_338

]]></Node>
<StgValue><ssdm name="p_Val2_16_338"/></StgValue>
</operation>

<operation id="4493" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3996  %OP1_V_339 = sext i18 %input_6_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_339"/></StgValue>
</operation>

<operation id="4494" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:3998  %OP2_V_339 = sext i18 %matrix_6_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_339"/></StgValue>
</operation>

<operation id="4495" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3999  %p_Val2_16_339 = mul nsw i36 %OP1_V_339, %OP2_V_339

]]></Node>
<StgValue><ssdm name="p_Val2_16_339"/></StgValue>
</operation>

<operation id="4496" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4006  %OP1_V_340 = sext i18 %input_6_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_340"/></StgValue>
</operation>

<operation id="4497" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4008  %OP2_V_340 = sext i18 %matrix_6_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_340"/></StgValue>
</operation>

<operation id="4498" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4009  %p_Val2_16_340 = mul nsw i36 %OP1_V_340, %OP2_V_340

]]></Node>
<StgValue><ssdm name="p_Val2_16_340"/></StgValue>
</operation>

<operation id="4499" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4016  %OP1_V_341 = sext i18 %input_6_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_341"/></StgValue>
</operation>

<operation id="4500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4018  %OP2_V_341 = sext i18 %matrix_6_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_341"/></StgValue>
</operation>

<operation id="4501" st_id="46" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4019  %p_Val2_16_341 = mul nsw i36 %OP1_V_341, %OP2_V_341

]]></Node>
<StgValue><ssdm name="p_Val2_16_341"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1411  %tmp_50_80 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_228, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_80"/></StgValue>
</operation>

<operation id="4503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1412  %tmp_51_80_cast = sext i36 %p_Val2_16_80 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_80_cast"/></StgValue>
</operation>

<operation id="4504" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1413  %p_Val2_17_80 = add i38 %tmp_50_80, %tmp_51_80_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_80"/></StgValue>
</operation>

<operation id="4505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1420  %tmp_229 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_80, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="4506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1421  %tmp_50_81 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_229, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_81"/></StgValue>
</operation>

<operation id="4507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1422  %tmp_51_81_cast = sext i36 %p_Val2_16_81 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_81_cast"/></StgValue>
</operation>

<operation id="4508" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1423  %p_Val2_17_81 = add i38 %tmp_50_81, %tmp_51_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_81"/></StgValue>
</operation>

<operation id="4509" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1430  %tmp_230 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_81, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="4510" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3949  %p_Val2_16_334 = mul nsw i36 %OP1_V_334, %OP2_V_334

]]></Node>
<StgValue><ssdm name="p_Val2_16_334"/></StgValue>
</operation>

<operation id="4511" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3959  %p_Val2_16_335 = mul nsw i36 %OP1_V_335, %OP2_V_335

]]></Node>
<StgValue><ssdm name="p_Val2_16_335"/></StgValue>
</operation>

<operation id="4512" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3969  %p_Val2_16_336 = mul nsw i36 %OP1_V_336, %OP2_V_336

]]></Node>
<StgValue><ssdm name="p_Val2_16_336"/></StgValue>
</operation>

<operation id="4513" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3979  %p_Val2_16_337 = mul nsw i36 %OP1_V_337, %OP2_V_337

]]></Node>
<StgValue><ssdm name="p_Val2_16_337"/></StgValue>
</operation>

<operation id="4514" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3989  %p_Val2_16_338 = mul nsw i36 %OP1_V_338, %OP2_V_338

]]></Node>
<StgValue><ssdm name="p_Val2_16_338"/></StgValue>
</operation>

<operation id="4515" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:3999  %p_Val2_16_339 = mul nsw i36 %OP1_V_339, %OP2_V_339

]]></Node>
<StgValue><ssdm name="p_Val2_16_339"/></StgValue>
</operation>

<operation id="4516" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4009  %p_Val2_16_340 = mul nsw i36 %OP1_V_340, %OP2_V_340

]]></Node>
<StgValue><ssdm name="p_Val2_16_340"/></StgValue>
</operation>

<operation id="4517" st_id="47" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4019  %p_Val2_16_341 = mul nsw i36 %OP1_V_341, %OP2_V_341

]]></Node>
<StgValue><ssdm name="p_Val2_16_341"/></StgValue>
</operation>

<operation id="4518" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4026  %OP1_V_342 = sext i18 %input_6_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_342"/></StgValue>
</operation>

<operation id="4519" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4028  %OP2_V_342 = sext i18 %matrix_6_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_342"/></StgValue>
</operation>

<operation id="4520" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4029  %p_Val2_16_342 = mul nsw i36 %OP1_V_342, %OP2_V_342

]]></Node>
<StgValue><ssdm name="p_Val2_16_342"/></StgValue>
</operation>

<operation id="4521" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4036  %OP1_V_343 = sext i18 %input_6_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_343"/></StgValue>
</operation>

<operation id="4522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4038  %OP2_V_343 = sext i18 %matrix_6_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_343"/></StgValue>
</operation>

<operation id="4523" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4039  %p_Val2_16_343 = mul nsw i36 %OP1_V_343, %OP2_V_343

]]></Node>
<StgValue><ssdm name="p_Val2_16_343"/></StgValue>
</operation>

<operation id="4524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4046  %OP1_V_344 = sext i18 %input_6_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_344"/></StgValue>
</operation>

<operation id="4525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4048  %OP2_V_344 = sext i18 %matrix_6_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_344"/></StgValue>
</operation>

<operation id="4526" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4049  %p_Val2_16_344 = mul nsw i36 %OP1_V_344, %OP2_V_344

]]></Node>
<StgValue><ssdm name="p_Val2_16_344"/></StgValue>
</operation>

<operation id="4527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4056  %OP1_V_345 = sext i18 %input_6_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_345"/></StgValue>
</operation>

<operation id="4528" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4058  %OP2_V_345 = sext i18 %matrix_6_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_345"/></StgValue>
</operation>

<operation id="4529" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4059  %p_Val2_16_345 = mul nsw i36 %OP1_V_345, %OP2_V_345

]]></Node>
<StgValue><ssdm name="p_Val2_16_345"/></StgValue>
</operation>

<operation id="4530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4066  %OP1_V_346 = sext i18 %input_6_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_346"/></StgValue>
</operation>

<operation id="4531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4068  %OP2_V_346 = sext i18 %matrix_6_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_346"/></StgValue>
</operation>

<operation id="4532" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4069  %p_Val2_16_346 = mul nsw i36 %OP1_V_346, %OP2_V_346

]]></Node>
<StgValue><ssdm name="p_Val2_16_346"/></StgValue>
</operation>

<operation id="4533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4076  %OP1_V_347 = sext i18 %input_6_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_347"/></StgValue>
</operation>

<operation id="4534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4078  %OP2_V_347 = sext i18 %matrix_6_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_347"/></StgValue>
</operation>

<operation id="4535" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4079  %p_Val2_16_347 = mul nsw i36 %OP1_V_347, %OP2_V_347

]]></Node>
<StgValue><ssdm name="p_Val2_16_347"/></StgValue>
</operation>

<operation id="4536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4086  %OP1_V_348 = sext i18 %input_6_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_348"/></StgValue>
</operation>

<operation id="4537" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4088  %OP2_V_348 = sext i18 %matrix_6_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_348"/></StgValue>
</operation>

<operation id="4538" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4089  %p_Val2_16_348 = mul nsw i36 %OP1_V_348, %OP2_V_348

]]></Node>
<StgValue><ssdm name="p_Val2_16_348"/></StgValue>
</operation>

<operation id="4539" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4096  %OP1_V_349 = sext i18 %input_6_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_349"/></StgValue>
</operation>

<operation id="4540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4098  %OP2_V_349 = sext i18 %matrix_6_V_load_44 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_349"/></StgValue>
</operation>

<operation id="4541" st_id="47" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4099  %p_Val2_16_349 = mul nsw i36 %OP1_V_349, %OP2_V_349

]]></Node>
<StgValue><ssdm name="p_Val2_16_349"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1431  %tmp_50_82 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_230, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_82"/></StgValue>
</operation>

<operation id="4543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1432  %tmp_51_82_cast = sext i36 %p_Val2_16_82 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_82_cast"/></StgValue>
</operation>

<operation id="4544" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1433  %p_Val2_17_82 = add i38 %tmp_50_82, %tmp_51_82_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_82"/></StgValue>
</operation>

<operation id="4545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1440  %tmp_231 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_82, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="4546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1441  %tmp_50_83 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_231, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_83"/></StgValue>
</operation>

<operation id="4547" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1442  %tmp_51_83_cast = sext i36 %p_Val2_16_83 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_83_cast"/></StgValue>
</operation>

<operation id="4548" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1443  %p_Val2_17_83 = add i38 %tmp_50_83, %tmp_51_83_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_83"/></StgValue>
</operation>

<operation id="4549" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1450  %tmp_232 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_83, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="4550" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4029  %p_Val2_16_342 = mul nsw i36 %OP1_V_342, %OP2_V_342

]]></Node>
<StgValue><ssdm name="p_Val2_16_342"/></StgValue>
</operation>

<operation id="4551" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4039  %p_Val2_16_343 = mul nsw i36 %OP1_V_343, %OP2_V_343

]]></Node>
<StgValue><ssdm name="p_Val2_16_343"/></StgValue>
</operation>

<operation id="4552" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4049  %p_Val2_16_344 = mul nsw i36 %OP1_V_344, %OP2_V_344

]]></Node>
<StgValue><ssdm name="p_Val2_16_344"/></StgValue>
</operation>

<operation id="4553" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4059  %p_Val2_16_345 = mul nsw i36 %OP1_V_345, %OP2_V_345

]]></Node>
<StgValue><ssdm name="p_Val2_16_345"/></StgValue>
</operation>

<operation id="4554" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4069  %p_Val2_16_346 = mul nsw i36 %OP1_V_346, %OP2_V_346

]]></Node>
<StgValue><ssdm name="p_Val2_16_346"/></StgValue>
</operation>

<operation id="4555" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4079  %p_Val2_16_347 = mul nsw i36 %OP1_V_347, %OP2_V_347

]]></Node>
<StgValue><ssdm name="p_Val2_16_347"/></StgValue>
</operation>

<operation id="4556" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4089  %p_Val2_16_348 = mul nsw i36 %OP1_V_348, %OP2_V_348

]]></Node>
<StgValue><ssdm name="p_Val2_16_348"/></StgValue>
</operation>

<operation id="4557" st_id="48" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4099  %p_Val2_16_349 = mul nsw i36 %OP1_V_349, %OP2_V_349

]]></Node>
<StgValue><ssdm name="p_Val2_16_349"/></StgValue>
</operation>

<operation id="4558" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4106  %OP1_V_350 = sext i18 %input_6_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_350"/></StgValue>
</operation>

<operation id="4559" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4108  %OP2_V_350 = sext i18 %matrix_6_V_load_45 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_350"/></StgValue>
</operation>

<operation id="4560" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4109  %p_Val2_16_350 = mul nsw i36 %OP1_V_350, %OP2_V_350

]]></Node>
<StgValue><ssdm name="p_Val2_16_350"/></StgValue>
</operation>

<operation id="4561" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4116  %OP1_V_351 = sext i18 %input_6_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_351"/></StgValue>
</operation>

<operation id="4562" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4118  %OP2_V_351 = sext i18 %matrix_6_V_load_46 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_351"/></StgValue>
</operation>

<operation id="4563" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4119  %p_Val2_16_351 = mul nsw i36 %OP1_V_351, %OP2_V_351

]]></Node>
<StgValue><ssdm name="p_Val2_16_351"/></StgValue>
</operation>

<operation id="4564" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4126  %OP1_V_352 = sext i18 %input_6_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_352"/></StgValue>
</operation>

<operation id="4565" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4128  %OP2_V_352 = sext i18 %matrix_6_V_load_47 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_352"/></StgValue>
</operation>

<operation id="4566" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4129  %p_Val2_16_352 = mul nsw i36 %OP1_V_352, %OP2_V_352

]]></Node>
<StgValue><ssdm name="p_Val2_16_352"/></StgValue>
</operation>

<operation id="4567" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4136  %OP1_V_353 = sext i18 %input_6_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_353"/></StgValue>
</operation>

<operation id="4568" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4138  %OP2_V_353 = sext i18 %matrix_6_V_load_48 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_353"/></StgValue>
</operation>

<operation id="4569" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4139  %p_Val2_16_353 = mul nsw i36 %OP1_V_353, %OP2_V_353

]]></Node>
<StgValue><ssdm name="p_Val2_16_353"/></StgValue>
</operation>

<operation id="4570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4146  %OP1_V_354 = sext i18 %input_6_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_354"/></StgValue>
</operation>

<operation id="4571" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4148  %OP2_V_354 = sext i18 %matrix_6_V_load_49 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_354"/></StgValue>
</operation>

<operation id="4572" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4149  %p_Val2_16_354 = mul nsw i36 %OP1_V_354, %OP2_V_354

]]></Node>
<StgValue><ssdm name="p_Val2_16_354"/></StgValue>
</operation>

<operation id="4573" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4156  %OP1_V_355 = sext i18 %input_6_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_355"/></StgValue>
</operation>

<operation id="4574" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4158  %OP2_V_355 = sext i18 %matrix_6_V_load_50 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_355"/></StgValue>
</operation>

<operation id="4575" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4159  %p_Val2_16_355 = mul nsw i36 %OP1_V_355, %OP2_V_355

]]></Node>
<StgValue><ssdm name="p_Val2_16_355"/></StgValue>
</operation>

<operation id="4576" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4176  %OP1_V_357 = sext i18 %input_7_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_357"/></StgValue>
</operation>

<operation id="4577" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4178  %OP2_V_357 = sext i18 %matrix_7_V_load_1 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_357"/></StgValue>
</operation>

<operation id="4578" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4179  %p_Val2_16_357 = mul nsw i36 %OP1_V_357, %OP2_V_357

]]></Node>
<StgValue><ssdm name="p_Val2_16_357"/></StgValue>
</operation>

<operation id="4579" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4186  %OP1_V_358 = sext i18 %input_7_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_358"/></StgValue>
</operation>

<operation id="4580" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4188  %OP2_V_358 = sext i18 %matrix_7_V_load_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_358"/></StgValue>
</operation>

<operation id="4581" st_id="48" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4189  %p_Val2_16_358 = mul nsw i36 %OP1_V_358, %OP2_V_358

]]></Node>
<StgValue><ssdm name="p_Val2_16_358"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4582" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1451  %tmp_50_84 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_232, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_84"/></StgValue>
</operation>

<operation id="4583" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1452  %tmp_51_84_cast = sext i36 %p_Val2_16_84 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_84_cast"/></StgValue>
</operation>

<operation id="4584" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1453  %p_Val2_17_84 = add i38 %tmp_50_84, %tmp_51_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_84"/></StgValue>
</operation>

<operation id="4585" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1460  %tmp_233 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_84, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="4586" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1461  %tmp_50_85 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_233, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_85"/></StgValue>
</operation>

<operation id="4587" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1462  %tmp_51_85_cast = sext i36 %p_Val2_16_85 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_85_cast"/></StgValue>
</operation>

<operation id="4588" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1463  %p_Val2_17_85 = add i38 %tmp_50_85, %tmp_51_85_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_85"/></StgValue>
</operation>

<operation id="4589" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1470  %tmp_234 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_85, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="4590" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4109  %p_Val2_16_350 = mul nsw i36 %OP1_V_350, %OP2_V_350

]]></Node>
<StgValue><ssdm name="p_Val2_16_350"/></StgValue>
</operation>

<operation id="4591" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4119  %p_Val2_16_351 = mul nsw i36 %OP1_V_351, %OP2_V_351

]]></Node>
<StgValue><ssdm name="p_Val2_16_351"/></StgValue>
</operation>

<operation id="4592" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4129  %p_Val2_16_352 = mul nsw i36 %OP1_V_352, %OP2_V_352

]]></Node>
<StgValue><ssdm name="p_Val2_16_352"/></StgValue>
</operation>

<operation id="4593" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4139  %p_Val2_16_353 = mul nsw i36 %OP1_V_353, %OP2_V_353

]]></Node>
<StgValue><ssdm name="p_Val2_16_353"/></StgValue>
</operation>

<operation id="4594" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4149  %p_Val2_16_354 = mul nsw i36 %OP1_V_354, %OP2_V_354

]]></Node>
<StgValue><ssdm name="p_Val2_16_354"/></StgValue>
</operation>

<operation id="4595" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4159  %p_Val2_16_355 = mul nsw i36 %OP1_V_355, %OP2_V_355

]]></Node>
<StgValue><ssdm name="p_Val2_16_355"/></StgValue>
</operation>

<operation id="4596" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4179  %p_Val2_16_357 = mul nsw i36 %OP1_V_357, %OP2_V_357

]]></Node>
<StgValue><ssdm name="p_Val2_16_357"/></StgValue>
</operation>

<operation id="4597" st_id="49" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4189  %p_Val2_16_358 = mul nsw i36 %OP1_V_358, %OP2_V_358

]]></Node>
<StgValue><ssdm name="p_Val2_16_358"/></StgValue>
</operation>

<operation id="4598" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4196  %OP1_V_359 = sext i18 %input_7_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_359"/></StgValue>
</operation>

<operation id="4599" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4198  %OP2_V_359 = sext i18 %matrix_7_V_load_3 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_359"/></StgValue>
</operation>

<operation id="4600" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4199  %p_Val2_16_359 = mul nsw i36 %OP1_V_359, %OP2_V_359

]]></Node>
<StgValue><ssdm name="p_Val2_16_359"/></StgValue>
</operation>

<operation id="4601" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4206  %OP1_V_360 = sext i18 %input_7_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_360"/></StgValue>
</operation>

<operation id="4602" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4208  %OP2_V_360 = sext i18 %matrix_7_V_load_4 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_360"/></StgValue>
</operation>

<operation id="4603" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4209  %p_Val2_16_360 = mul nsw i36 %OP1_V_360, %OP2_V_360

]]></Node>
<StgValue><ssdm name="p_Val2_16_360"/></StgValue>
</operation>

<operation id="4604" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4216  %OP1_V_361 = sext i18 %input_7_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_361"/></StgValue>
</operation>

<operation id="4605" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4218  %OP2_V_361 = sext i18 %matrix_7_V_load_5 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_361"/></StgValue>
</operation>

<operation id="4606" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4219  %p_Val2_16_361 = mul nsw i36 %OP1_V_361, %OP2_V_361

]]></Node>
<StgValue><ssdm name="p_Val2_16_361"/></StgValue>
</operation>

<operation id="4607" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4226  %OP1_V_362 = sext i18 %input_7_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_362"/></StgValue>
</operation>

<operation id="4608" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4228  %OP2_V_362 = sext i18 %matrix_7_V_load_6 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_362"/></StgValue>
</operation>

<operation id="4609" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4229  %p_Val2_16_362 = mul nsw i36 %OP1_V_362, %OP2_V_362

]]></Node>
<StgValue><ssdm name="p_Val2_16_362"/></StgValue>
</operation>

<operation id="4610" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4236  %OP1_V_363 = sext i18 %input_7_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_363"/></StgValue>
</operation>

<operation id="4611" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4238  %OP2_V_363 = sext i18 %matrix_7_V_load_7 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_363"/></StgValue>
</operation>

<operation id="4612" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4239  %p_Val2_16_363 = mul nsw i36 %OP1_V_363, %OP2_V_363

]]></Node>
<StgValue><ssdm name="p_Val2_16_363"/></StgValue>
</operation>

<operation id="4613" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4246  %OP1_V_364 = sext i18 %input_7_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_364"/></StgValue>
</operation>

<operation id="4614" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4248  %OP2_V_364 = sext i18 %matrix_7_V_load_8 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_364"/></StgValue>
</operation>

<operation id="4615" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4249  %p_Val2_16_364 = mul nsw i36 %OP1_V_364, %OP2_V_364

]]></Node>
<StgValue><ssdm name="p_Val2_16_364"/></StgValue>
</operation>

<operation id="4616" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4256  %OP1_V_365 = sext i18 %input_7_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_365"/></StgValue>
</operation>

<operation id="4617" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4258  %OP2_V_365 = sext i18 %matrix_7_V_load_9 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_365"/></StgValue>
</operation>

<operation id="4618" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4259  %p_Val2_16_365 = mul nsw i36 %OP1_V_365, %OP2_V_365

]]></Node>
<StgValue><ssdm name="p_Val2_16_365"/></StgValue>
</operation>

<operation id="4619" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4266  %OP1_V_366 = sext i18 %input_7_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_366"/></StgValue>
</operation>

<operation id="4620" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4268  %OP2_V_366 = sext i18 %matrix_7_V_load_10 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_366"/></StgValue>
</operation>

<operation id="4621" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4269  %p_Val2_16_366 = mul nsw i36 %OP1_V_366, %OP2_V_366

]]></Node>
<StgValue><ssdm name="p_Val2_16_366"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1471  %tmp_50_86 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_234, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_86"/></StgValue>
</operation>

<operation id="4623" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1472  %tmp_51_86_cast = sext i36 %p_Val2_16_86 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_86_cast"/></StgValue>
</operation>

<operation id="4624" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1473  %p_Val2_17_86 = add i38 %tmp_50_86, %tmp_51_86_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_86"/></StgValue>
</operation>

<operation id="4625" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1480  %tmp_235 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_86, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="4626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1481  %tmp_50_87 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_235, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_87"/></StgValue>
</operation>

<operation id="4627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1482  %tmp_51_87_cast = sext i36 %p_Val2_16_87 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_87_cast"/></StgValue>
</operation>

<operation id="4628" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1483  %p_Val2_17_87 = add i38 %tmp_50_87, %tmp_51_87_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_87"/></StgValue>
</operation>

<operation id="4629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1490  %tmp_236 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_87, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="4630" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4199  %p_Val2_16_359 = mul nsw i36 %OP1_V_359, %OP2_V_359

]]></Node>
<StgValue><ssdm name="p_Val2_16_359"/></StgValue>
</operation>

<operation id="4631" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4209  %p_Val2_16_360 = mul nsw i36 %OP1_V_360, %OP2_V_360

]]></Node>
<StgValue><ssdm name="p_Val2_16_360"/></StgValue>
</operation>

<operation id="4632" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4219  %p_Val2_16_361 = mul nsw i36 %OP1_V_361, %OP2_V_361

]]></Node>
<StgValue><ssdm name="p_Val2_16_361"/></StgValue>
</operation>

<operation id="4633" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4229  %p_Val2_16_362 = mul nsw i36 %OP1_V_362, %OP2_V_362

]]></Node>
<StgValue><ssdm name="p_Val2_16_362"/></StgValue>
</operation>

<operation id="4634" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4239  %p_Val2_16_363 = mul nsw i36 %OP1_V_363, %OP2_V_363

]]></Node>
<StgValue><ssdm name="p_Val2_16_363"/></StgValue>
</operation>

<operation id="4635" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4249  %p_Val2_16_364 = mul nsw i36 %OP1_V_364, %OP2_V_364

]]></Node>
<StgValue><ssdm name="p_Val2_16_364"/></StgValue>
</operation>

<operation id="4636" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4259  %p_Val2_16_365 = mul nsw i36 %OP1_V_365, %OP2_V_365

]]></Node>
<StgValue><ssdm name="p_Val2_16_365"/></StgValue>
</operation>

<operation id="4637" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4269  %p_Val2_16_366 = mul nsw i36 %OP1_V_366, %OP2_V_366

]]></Node>
<StgValue><ssdm name="p_Val2_16_366"/></StgValue>
</operation>

<operation id="4638" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4276  %OP1_V_367 = sext i18 %input_7_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_367"/></StgValue>
</operation>

<operation id="4639" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4278  %OP2_V_367 = sext i18 %matrix_7_V_load_11 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_367"/></StgValue>
</operation>

<operation id="4640" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4279  %p_Val2_16_367 = mul nsw i36 %OP1_V_367, %OP2_V_367

]]></Node>
<StgValue><ssdm name="p_Val2_16_367"/></StgValue>
</operation>

<operation id="4641" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4286  %OP1_V_368 = sext i18 %input_7_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_368"/></StgValue>
</operation>

<operation id="4642" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4288  %OP2_V_368 = sext i18 %matrix_7_V_load_12 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_368"/></StgValue>
</operation>

<operation id="4643" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4289  %p_Val2_16_368 = mul nsw i36 %OP1_V_368, %OP2_V_368

]]></Node>
<StgValue><ssdm name="p_Val2_16_368"/></StgValue>
</operation>

<operation id="4644" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4296  %OP1_V_369 = sext i18 %input_7_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_369"/></StgValue>
</operation>

<operation id="4645" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4298  %OP2_V_369 = sext i18 %matrix_7_V_load_13 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_369"/></StgValue>
</operation>

<operation id="4646" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4299  %p_Val2_16_369 = mul nsw i36 %OP1_V_369, %OP2_V_369

]]></Node>
<StgValue><ssdm name="p_Val2_16_369"/></StgValue>
</operation>

<operation id="4647" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4306  %OP1_V_370 = sext i18 %input_7_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_370"/></StgValue>
</operation>

<operation id="4648" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4308  %OP2_V_370 = sext i18 %matrix_7_V_load_14 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_370"/></StgValue>
</operation>

<operation id="4649" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4309  %p_Val2_16_370 = mul nsw i36 %OP1_V_370, %OP2_V_370

]]></Node>
<StgValue><ssdm name="p_Val2_16_370"/></StgValue>
</operation>

<operation id="4650" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4316  %OP1_V_371 = sext i18 %input_7_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_371"/></StgValue>
</operation>

<operation id="4651" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4318  %OP2_V_371 = sext i18 %matrix_7_V_load_15 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_371"/></StgValue>
</operation>

<operation id="4652" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4319  %p_Val2_16_371 = mul nsw i36 %OP1_V_371, %OP2_V_371

]]></Node>
<StgValue><ssdm name="p_Val2_16_371"/></StgValue>
</operation>

<operation id="4653" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4326  %OP1_V_372 = sext i18 %input_7_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_372"/></StgValue>
</operation>

<operation id="4654" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4328  %OP2_V_372 = sext i18 %matrix_7_V_load_16 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_372"/></StgValue>
</operation>

<operation id="4655" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4329  %p_Val2_16_372 = mul nsw i36 %OP1_V_372, %OP2_V_372

]]></Node>
<StgValue><ssdm name="p_Val2_16_372"/></StgValue>
</operation>

<operation id="4656" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4336  %OP1_V_373 = sext i18 %input_7_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_373"/></StgValue>
</operation>

<operation id="4657" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4338  %OP2_V_373 = sext i18 %matrix_7_V_load_17 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_373"/></StgValue>
</operation>

<operation id="4658" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4339  %p_Val2_16_373 = mul nsw i36 %OP1_V_373, %OP2_V_373

]]></Node>
<StgValue><ssdm name="p_Val2_16_373"/></StgValue>
</operation>

<operation id="4659" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4346  %OP1_V_374 = sext i18 %input_7_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_374"/></StgValue>
</operation>

<operation id="4660" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4348  %OP2_V_374 = sext i18 %matrix_7_V_load_18 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_374"/></StgValue>
</operation>

<operation id="4661" st_id="50" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4349  %p_Val2_16_374 = mul nsw i36 %OP1_V_374, %OP2_V_374

]]></Node>
<StgValue><ssdm name="p_Val2_16_374"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4662" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1491  %tmp_50_88 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_236, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_88"/></StgValue>
</operation>

<operation id="4663" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1492  %tmp_51_88_cast = sext i36 %p_Val2_16_88 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_88_cast"/></StgValue>
</operation>

<operation id="4664" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1493  %p_Val2_17_88 = add i38 %tmp_50_88, %tmp_51_88_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_88"/></StgValue>
</operation>

<operation id="4665" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1500  %tmp_237 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_88, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="4666" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1501  %tmp_50_89 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_237, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_89"/></StgValue>
</operation>

<operation id="4667" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1502  %tmp_51_89_cast = sext i36 %p_Val2_16_89 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_89_cast"/></StgValue>
</operation>

<operation id="4668" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1503  %p_Val2_17_89 = add i38 %tmp_50_89, %tmp_51_89_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_89"/></StgValue>
</operation>

<operation id="4669" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1510  %tmp_238 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_89, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="4670" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4279  %p_Val2_16_367 = mul nsw i36 %OP1_V_367, %OP2_V_367

]]></Node>
<StgValue><ssdm name="p_Val2_16_367"/></StgValue>
</operation>

<operation id="4671" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4289  %p_Val2_16_368 = mul nsw i36 %OP1_V_368, %OP2_V_368

]]></Node>
<StgValue><ssdm name="p_Val2_16_368"/></StgValue>
</operation>

<operation id="4672" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4299  %p_Val2_16_369 = mul nsw i36 %OP1_V_369, %OP2_V_369

]]></Node>
<StgValue><ssdm name="p_Val2_16_369"/></StgValue>
</operation>

<operation id="4673" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4309  %p_Val2_16_370 = mul nsw i36 %OP1_V_370, %OP2_V_370

]]></Node>
<StgValue><ssdm name="p_Val2_16_370"/></StgValue>
</operation>

<operation id="4674" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4319  %p_Val2_16_371 = mul nsw i36 %OP1_V_371, %OP2_V_371

]]></Node>
<StgValue><ssdm name="p_Val2_16_371"/></StgValue>
</operation>

<operation id="4675" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4329  %p_Val2_16_372 = mul nsw i36 %OP1_V_372, %OP2_V_372

]]></Node>
<StgValue><ssdm name="p_Val2_16_372"/></StgValue>
</operation>

<operation id="4676" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4339  %p_Val2_16_373 = mul nsw i36 %OP1_V_373, %OP2_V_373

]]></Node>
<StgValue><ssdm name="p_Val2_16_373"/></StgValue>
</operation>

<operation id="4677" st_id="51" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4349  %p_Val2_16_374 = mul nsw i36 %OP1_V_374, %OP2_V_374

]]></Node>
<StgValue><ssdm name="p_Val2_16_374"/></StgValue>
</operation>

<operation id="4678" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4356  %OP1_V_375 = sext i18 %input_7_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_375"/></StgValue>
</operation>

<operation id="4679" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4358  %OP2_V_375 = sext i18 %matrix_7_V_load_19 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_375"/></StgValue>
</operation>

<operation id="4680" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4359  %p_Val2_16_375 = mul nsw i36 %OP1_V_375, %OP2_V_375

]]></Node>
<StgValue><ssdm name="p_Val2_16_375"/></StgValue>
</operation>

<operation id="4681" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4366  %OP1_V_376 = sext i18 %input_7_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_376"/></StgValue>
</operation>

<operation id="4682" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4368  %OP2_V_376 = sext i18 %matrix_7_V_load_20 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_376"/></StgValue>
</operation>

<operation id="4683" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4369  %p_Val2_16_376 = mul nsw i36 %OP1_V_376, %OP2_V_376

]]></Node>
<StgValue><ssdm name="p_Val2_16_376"/></StgValue>
</operation>

<operation id="4684" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4376  %OP1_V_377 = sext i18 %input_7_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_377"/></StgValue>
</operation>

<operation id="4685" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4378  %OP2_V_377 = sext i18 %matrix_7_V_load_21 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_377"/></StgValue>
</operation>

<operation id="4686" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4379  %p_Val2_16_377 = mul nsw i36 %OP1_V_377, %OP2_V_377

]]></Node>
<StgValue><ssdm name="p_Val2_16_377"/></StgValue>
</operation>

<operation id="4687" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4386  %OP1_V_378 = sext i18 %input_7_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_378"/></StgValue>
</operation>

<operation id="4688" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4388  %OP2_V_378 = sext i18 %matrix_7_V_load_22 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_378"/></StgValue>
</operation>

<operation id="4689" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4389  %p_Val2_16_378 = mul nsw i36 %OP1_V_378, %OP2_V_378

]]></Node>
<StgValue><ssdm name="p_Val2_16_378"/></StgValue>
</operation>

<operation id="4690" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4396  %OP1_V_379 = sext i18 %input_7_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_379"/></StgValue>
</operation>

<operation id="4691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4398  %OP2_V_379 = sext i18 %matrix_7_V_load_23 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_379"/></StgValue>
</operation>

<operation id="4692" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4399  %p_Val2_16_379 = mul nsw i36 %OP1_V_379, %OP2_V_379

]]></Node>
<StgValue><ssdm name="p_Val2_16_379"/></StgValue>
</operation>

<operation id="4693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4406  %OP1_V_380 = sext i18 %input_7_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_380"/></StgValue>
</operation>

<operation id="4694" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4408  %OP2_V_380 = sext i18 %matrix_7_V_load_24 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_380"/></StgValue>
</operation>

<operation id="4695" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4409  %p_Val2_16_380 = mul nsw i36 %OP1_V_380, %OP2_V_380

]]></Node>
<StgValue><ssdm name="p_Val2_16_380"/></StgValue>
</operation>

<operation id="4696" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4416  %OP1_V_381 = sext i18 %input_7_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_381"/></StgValue>
</operation>

<operation id="4697" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4418  %OP2_V_381 = sext i18 %matrix_7_V_load_25 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_381"/></StgValue>
</operation>

<operation id="4698" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4419  %p_Val2_16_381 = mul nsw i36 %OP1_V_381, %OP2_V_381

]]></Node>
<StgValue><ssdm name="p_Val2_16_381"/></StgValue>
</operation>

<operation id="4699" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4426  %OP1_V_382 = sext i18 %input_7_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_382"/></StgValue>
</operation>

<operation id="4700" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4428  %OP2_V_382 = sext i18 %matrix_7_V_load_26 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_382"/></StgValue>
</operation>

<operation id="4701" st_id="51" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4429  %p_Val2_16_382 = mul nsw i36 %OP1_V_382, %OP2_V_382

]]></Node>
<StgValue><ssdm name="p_Val2_16_382"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4702" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:6  %next_mul = add i11 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="4703" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:464  %next_mul3 = add i11 %phi_mul2, 44

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="4704" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1511  %tmp_50_90 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_238, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_90"/></StgValue>
</operation>

<operation id="4705" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1512  %tmp_51_90_cast = sext i36 %p_Val2_16_90 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_90_cast"/></StgValue>
</operation>

<operation id="4706" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1513  %p_Val2_17_90 = add i38 %tmp_50_90, %tmp_51_90_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_90"/></StgValue>
</operation>

<operation id="4707" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1520  %tmp_239 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_90, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="4708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1521  %tmp_50_91 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_239, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_91"/></StgValue>
</operation>

<operation id="4709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1522  %tmp_51_91_cast = sext i36 %p_Val2_16_91 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_91_cast"/></StgValue>
</operation>

<operation id="4710" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1523  %p_Val2_17_91 = add i38 %tmp_50_91, %tmp_51_91_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_91"/></StgValue>
</operation>

<operation id="4711" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1530  %tmp_240 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_91, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="4712" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4359  %p_Val2_16_375 = mul nsw i36 %OP1_V_375, %OP2_V_375

]]></Node>
<StgValue><ssdm name="p_Val2_16_375"/></StgValue>
</operation>

<operation id="4713" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4369  %p_Val2_16_376 = mul nsw i36 %OP1_V_376, %OP2_V_376

]]></Node>
<StgValue><ssdm name="p_Val2_16_376"/></StgValue>
</operation>

<operation id="4714" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4379  %p_Val2_16_377 = mul nsw i36 %OP1_V_377, %OP2_V_377

]]></Node>
<StgValue><ssdm name="p_Val2_16_377"/></StgValue>
</operation>

<operation id="4715" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4389  %p_Val2_16_378 = mul nsw i36 %OP1_V_378, %OP2_V_378

]]></Node>
<StgValue><ssdm name="p_Val2_16_378"/></StgValue>
</operation>

<operation id="4716" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4399  %p_Val2_16_379 = mul nsw i36 %OP1_V_379, %OP2_V_379

]]></Node>
<StgValue><ssdm name="p_Val2_16_379"/></StgValue>
</operation>

<operation id="4717" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4409  %p_Val2_16_380 = mul nsw i36 %OP1_V_380, %OP2_V_380

]]></Node>
<StgValue><ssdm name="p_Val2_16_380"/></StgValue>
</operation>

<operation id="4718" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4419  %p_Val2_16_381 = mul nsw i36 %OP1_V_381, %OP2_V_381

]]></Node>
<StgValue><ssdm name="p_Val2_16_381"/></StgValue>
</operation>

<operation id="4719" st_id="52" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4429  %p_Val2_16_382 = mul nsw i36 %OP1_V_382, %OP2_V_382

]]></Node>
<StgValue><ssdm name="p_Val2_16_382"/></StgValue>
</operation>

<operation id="4720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4436  %OP1_V_383 = sext i18 %input_7_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_383"/></StgValue>
</operation>

<operation id="4721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4438  %OP2_V_383 = sext i18 %matrix_7_V_load_27 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_383"/></StgValue>
</operation>

<operation id="4722" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4439  %p_Val2_16_383 = mul nsw i36 %OP1_V_383, %OP2_V_383

]]></Node>
<StgValue><ssdm name="p_Val2_16_383"/></StgValue>
</operation>

<operation id="4723" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4446  %OP1_V_384 = sext i18 %input_7_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_384"/></StgValue>
</operation>

<operation id="4724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4448  %OP2_V_384 = sext i18 %matrix_7_V_load_28 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_384"/></StgValue>
</operation>

<operation id="4725" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4449  %p_Val2_16_384 = mul nsw i36 %OP1_V_384, %OP2_V_384

]]></Node>
<StgValue><ssdm name="p_Val2_16_384"/></StgValue>
</operation>

<operation id="4726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4456  %OP1_V_385 = sext i18 %input_7_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_385"/></StgValue>
</operation>

<operation id="4727" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4458  %OP2_V_385 = sext i18 %matrix_7_V_load_29 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_385"/></StgValue>
</operation>

<operation id="4728" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4459  %p_Val2_16_385 = mul nsw i36 %OP1_V_385, %OP2_V_385

]]></Node>
<StgValue><ssdm name="p_Val2_16_385"/></StgValue>
</operation>

<operation id="4729" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4466  %OP1_V_386 = sext i18 %input_7_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_386"/></StgValue>
</operation>

<operation id="4730" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4468  %OP2_V_386 = sext i18 %matrix_7_V_load_30 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_386"/></StgValue>
</operation>

<operation id="4731" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4469  %p_Val2_16_386 = mul nsw i36 %OP1_V_386, %OP2_V_386

]]></Node>
<StgValue><ssdm name="p_Val2_16_386"/></StgValue>
</operation>

<operation id="4732" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4476  %OP1_V_387 = sext i18 %input_7_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_387"/></StgValue>
</operation>

<operation id="4733" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4478  %OP2_V_387 = sext i18 %matrix_7_V_load_31 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_387"/></StgValue>
</operation>

<operation id="4734" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4479  %p_Val2_16_387 = mul nsw i36 %OP1_V_387, %OP2_V_387

]]></Node>
<StgValue><ssdm name="p_Val2_16_387"/></StgValue>
</operation>

<operation id="4735" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4486  %OP1_V_388 = sext i18 %input_7_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_388"/></StgValue>
</operation>

<operation id="4736" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4488  %OP2_V_388 = sext i18 %matrix_7_V_load_32 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_388"/></StgValue>
</operation>

<operation id="4737" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4489  %p_Val2_16_388 = mul nsw i36 %OP1_V_388, %OP2_V_388

]]></Node>
<StgValue><ssdm name="p_Val2_16_388"/></StgValue>
</operation>

<operation id="4738" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4496  %OP1_V_389 = sext i18 %input_7_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_389"/></StgValue>
</operation>

<operation id="4739" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4498  %OP2_V_389 = sext i18 %matrix_7_V_load_33 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_389"/></StgValue>
</operation>

<operation id="4740" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4499  %p_Val2_16_389 = mul nsw i36 %OP1_V_389, %OP2_V_389

]]></Node>
<StgValue><ssdm name="p_Val2_16_389"/></StgValue>
</operation>

<operation id="4741" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4506  %OP1_V_390 = sext i18 %input_7_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_390"/></StgValue>
</operation>

<operation id="4742" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4508  %OP2_V_390 = sext i18 %matrix_7_V_load_34 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_390"/></StgValue>
</operation>

<operation id="4743" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4509  %p_Val2_16_390 = mul nsw i36 %OP1_V_390, %OP2_V_390

]]></Node>
<StgValue><ssdm name="p_Val2_16_390"/></StgValue>
</operation>

<operation id="4744" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0:4608  %tmp = icmp eq i5 %m1, -8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4745" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:4610  br i1 %tmp, label %1, label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4746" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4747" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1531  %tmp_50_92 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_240, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_92"/></StgValue>
</operation>

<operation id="4748" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1532  %tmp_51_92_cast = sext i36 %p_Val2_16_92 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_92_cast"/></StgValue>
</operation>

<operation id="4749" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1533  %p_Val2_17_92 = add i38 %tmp_50_92, %tmp_51_92_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_92"/></StgValue>
</operation>

<operation id="4750" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1540  %tmp_241 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_92, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1541  %tmp_50_93 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_241, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_93"/></StgValue>
</operation>

<operation id="4752" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1542  %tmp_51_93_cast = sext i36 %p_Val2_16_93 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_93_cast"/></StgValue>
</operation>

<operation id="4753" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1543  %p_Val2_17_93 = add i38 %tmp_50_93, %tmp_51_93_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_93"/></StgValue>
</operation>

<operation id="4754" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1550  %tmp_242 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_93, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="4755" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4439  %p_Val2_16_383 = mul nsw i36 %OP1_V_383, %OP2_V_383

]]></Node>
<StgValue><ssdm name="p_Val2_16_383"/></StgValue>
</operation>

<operation id="4756" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4449  %p_Val2_16_384 = mul nsw i36 %OP1_V_384, %OP2_V_384

]]></Node>
<StgValue><ssdm name="p_Val2_16_384"/></StgValue>
</operation>

<operation id="4757" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4459  %p_Val2_16_385 = mul nsw i36 %OP1_V_385, %OP2_V_385

]]></Node>
<StgValue><ssdm name="p_Val2_16_385"/></StgValue>
</operation>

<operation id="4758" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4469  %p_Val2_16_386 = mul nsw i36 %OP1_V_386, %OP2_V_386

]]></Node>
<StgValue><ssdm name="p_Val2_16_386"/></StgValue>
</operation>

<operation id="4759" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4479  %p_Val2_16_387 = mul nsw i36 %OP1_V_387, %OP2_V_387

]]></Node>
<StgValue><ssdm name="p_Val2_16_387"/></StgValue>
</operation>

<operation id="4760" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4489  %p_Val2_16_388 = mul nsw i36 %OP1_V_388, %OP2_V_388

]]></Node>
<StgValue><ssdm name="p_Val2_16_388"/></StgValue>
</operation>

<operation id="4761" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4499  %p_Val2_16_389 = mul nsw i36 %OP1_V_389, %OP2_V_389

]]></Node>
<StgValue><ssdm name="p_Val2_16_389"/></StgValue>
</operation>

<operation id="4762" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4509  %p_Val2_16_390 = mul nsw i36 %OP1_V_390, %OP2_V_390

]]></Node>
<StgValue><ssdm name="p_Val2_16_390"/></StgValue>
</operation>

<operation id="4763" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4516  %OP1_V_391 = sext i18 %input_7_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_391"/></StgValue>
</operation>

<operation id="4764" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4518  %OP2_V_391 = sext i18 %matrix_7_V_load_35 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_391"/></StgValue>
</operation>

<operation id="4765" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4519  %p_Val2_16_391 = mul nsw i36 %OP1_V_391, %OP2_V_391

]]></Node>
<StgValue><ssdm name="p_Val2_16_391"/></StgValue>
</operation>

<operation id="4766" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4526  %OP1_V_392 = sext i18 %input_7_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_392"/></StgValue>
</operation>

<operation id="4767" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4528  %OP2_V_392 = sext i18 %matrix_7_V_load_36 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_392"/></StgValue>
</operation>

<operation id="4768" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4529  %p_Val2_16_392 = mul nsw i36 %OP1_V_392, %OP2_V_392

]]></Node>
<StgValue><ssdm name="p_Val2_16_392"/></StgValue>
</operation>

<operation id="4769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4536  %OP1_V_393 = sext i18 %input_7_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_393"/></StgValue>
</operation>

<operation id="4770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4538  %OP2_V_393 = sext i18 %matrix_7_V_load_37 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_393"/></StgValue>
</operation>

<operation id="4771" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4539  %p_Val2_16_393 = mul nsw i36 %OP1_V_393, %OP2_V_393

]]></Node>
<StgValue><ssdm name="p_Val2_16_393"/></StgValue>
</operation>

<operation id="4772" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4546  %OP1_V_394 = sext i18 %input_7_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_394"/></StgValue>
</operation>

<operation id="4773" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4548  %OP2_V_394 = sext i18 %matrix_7_V_load_38 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_394"/></StgValue>
</operation>

<operation id="4774" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4549  %p_Val2_16_394 = mul nsw i36 %OP1_V_394, %OP2_V_394

]]></Node>
<StgValue><ssdm name="p_Val2_16_394"/></StgValue>
</operation>

<operation id="4775" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4556  %OP1_V_395 = sext i18 %input_7_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_395"/></StgValue>
</operation>

<operation id="4776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4558  %OP2_V_395 = sext i18 %matrix_7_V_load_39 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_395"/></StgValue>
</operation>

<operation id="4777" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4559  %p_Val2_16_395 = mul nsw i36 %OP1_V_395, %OP2_V_395

]]></Node>
<StgValue><ssdm name="p_Val2_16_395"/></StgValue>
</operation>

<operation id="4778" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4566  %OP1_V_396 = sext i18 %input_7_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_396"/></StgValue>
</operation>

<operation id="4779" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4568  %OP2_V_396 = sext i18 %matrix_7_V_load_40 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_396"/></StgValue>
</operation>

<operation id="4780" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4569  %p_Val2_16_396 = mul nsw i36 %OP1_V_396, %OP2_V_396

]]></Node>
<StgValue><ssdm name="p_Val2_16_396"/></StgValue>
</operation>

<operation id="4781" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4576  %OP1_V_397 = sext i18 %input_7_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_397"/></StgValue>
</operation>

<operation id="4782" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4578  %OP2_V_397 = sext i18 %matrix_7_V_load_41 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_397"/></StgValue>
</operation>

<operation id="4783" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4579  %p_Val2_16_397 = mul nsw i36 %OP1_V_397, %OP2_V_397

]]></Node>
<StgValue><ssdm name="p_Val2_16_397"/></StgValue>
</operation>

<operation id="4784" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4586  %OP1_V_398 = sext i18 %input_7_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_398"/></StgValue>
</operation>

<operation id="4785" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4588  %OP2_V_398 = sext i18 %matrix_7_V_load_42 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_398"/></StgValue>
</operation>

<operation id="4786" st_id="53" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4589  %p_Val2_16_398 = mul nsw i36 %OP1_V_398, %OP2_V_398

]]></Node>
<StgValue><ssdm name="p_Val2_16_398"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4787" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1551  %tmp_50_94 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_242, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_94"/></StgValue>
</operation>

<operation id="4788" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1552  %tmp_51_94_cast = sext i36 %p_Val2_16_94 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_94_cast"/></StgValue>
</operation>

<operation id="4789" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1553  %p_Val2_17_94 = add i38 %tmp_50_94, %tmp_51_94_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_94"/></StgValue>
</operation>

<operation id="4790" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1560  %tmp_243 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_94, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="4791" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1561  %tmp_50_95 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_243, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_95"/></StgValue>
</operation>

<operation id="4792" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1562  %tmp_51_95_cast = sext i36 %p_Val2_16_95 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_95_cast"/></StgValue>
</operation>

<operation id="4793" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1563  %p_Val2_17_95 = add i38 %tmp_50_95, %tmp_51_95_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_95"/></StgValue>
</operation>

<operation id="4794" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1570  %tmp_244 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_95, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="4795" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4519  %p_Val2_16_391 = mul nsw i36 %OP1_V_391, %OP2_V_391

]]></Node>
<StgValue><ssdm name="p_Val2_16_391"/></StgValue>
</operation>

<operation id="4796" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4529  %p_Val2_16_392 = mul nsw i36 %OP1_V_392, %OP2_V_392

]]></Node>
<StgValue><ssdm name="p_Val2_16_392"/></StgValue>
</operation>

<operation id="4797" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4539  %p_Val2_16_393 = mul nsw i36 %OP1_V_393, %OP2_V_393

]]></Node>
<StgValue><ssdm name="p_Val2_16_393"/></StgValue>
</operation>

<operation id="4798" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4549  %p_Val2_16_394 = mul nsw i36 %OP1_V_394, %OP2_V_394

]]></Node>
<StgValue><ssdm name="p_Val2_16_394"/></StgValue>
</operation>

<operation id="4799" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4559  %p_Val2_16_395 = mul nsw i36 %OP1_V_395, %OP2_V_395

]]></Node>
<StgValue><ssdm name="p_Val2_16_395"/></StgValue>
</operation>

<operation id="4800" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4569  %p_Val2_16_396 = mul nsw i36 %OP1_V_396, %OP2_V_396

]]></Node>
<StgValue><ssdm name="p_Val2_16_396"/></StgValue>
</operation>

<operation id="4801" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4579  %p_Val2_16_397 = mul nsw i36 %OP1_V_397, %OP2_V_397

]]></Node>
<StgValue><ssdm name="p_Val2_16_397"/></StgValue>
</operation>

<operation id="4802" st_id="54" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4589  %p_Val2_16_398 = mul nsw i36 %OP1_V_398, %OP2_V_398

]]></Node>
<StgValue><ssdm name="p_Val2_16_398"/></StgValue>
</operation>

<operation id="4803" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4596  %OP1_V_399 = sext i18 %input_7_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_399"/></StgValue>
</operation>

<operation id="4804" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge.0:4598  %OP2_V_399 = sext i18 %matrix_7_V_load_43 to i36

]]></Node>
<StgValue><ssdm name="OP2_V_399"/></StgValue>
</operation>

<operation id="4805" st_id="54" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4599  %p_Val2_16_399 = mul nsw i36 %OP1_V_399, %OP2_V_399

]]></Node>
<StgValue><ssdm name="p_Val2_16_399"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4806" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1571  %tmp_50_96 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_244, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_96"/></StgValue>
</operation>

<operation id="4807" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1572  %tmp_51_96_cast = sext i36 %p_Val2_16_96 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_96_cast"/></StgValue>
</operation>

<operation id="4808" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1573  %p_Val2_17_96 = add i38 %tmp_50_96, %tmp_51_96_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_96"/></StgValue>
</operation>

<operation id="4809" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1580  %tmp_245 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_96, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="4810" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1581  %tmp_50_97 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_245, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_97"/></StgValue>
</operation>

<operation id="4811" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1582  %tmp_51_97_cast = sext i36 %p_Val2_16_97 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_97_cast"/></StgValue>
</operation>

<operation id="4812" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1583  %p_Val2_17_97 = add i38 %tmp_50_97, %tmp_51_97_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_97"/></StgValue>
</operation>

<operation id="4813" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1590  %tmp_246 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_97, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="4814" st_id="55" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge.0:4599  %p_Val2_16_399 = mul nsw i36 %OP1_V_399, %OP2_V_399

]]></Node>
<StgValue><ssdm name="p_Val2_16_399"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4815" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1591  %tmp_50_98 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_246, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_98"/></StgValue>
</operation>

<operation id="4816" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1592  %tmp_51_98_cast = sext i36 %p_Val2_16_98 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_98_cast"/></StgValue>
</operation>

<operation id="4817" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1593  %p_Val2_17_98 = add i38 %tmp_50_98, %tmp_51_98_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_98"/></StgValue>
</operation>

<operation id="4818" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1600  %tmp_247 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_98, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="4819" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1601  %tmp_50_99 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_247, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_99"/></StgValue>
</operation>

<operation id="4820" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1602  %tmp_51_99_cast = sext i36 %p_Val2_16_99 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_99_cast"/></StgValue>
</operation>

<operation id="4821" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1603  %p_Val2_17_99 = add i38 %tmp_50_99, %tmp_51_99_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_99"/></StgValue>
</operation>

<operation id="4822" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1610  %tmp_248 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_99, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4823" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1611  %tmp_50_100 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_248, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_100"/></StgValue>
</operation>

<operation id="4824" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1612  %tmp_51_100_cast = sext i36 %p_Val2_16_100 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_100_cast"/></StgValue>
</operation>

<operation id="4825" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1613  %p_Val2_17_100 = add i38 %tmp_50_100, %tmp_51_100_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_100"/></StgValue>
</operation>

<operation id="4826" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1620  %tmp_249 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_100, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="4827" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1621  %tmp_50_101 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_249, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_101"/></StgValue>
</operation>

<operation id="4828" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1622  %tmp_51_101_cast = sext i36 %p_Val2_16_101 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_101_cast"/></StgValue>
</operation>

<operation id="4829" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1623  %p_Val2_17_101 = add i38 %tmp_50_101, %tmp_51_101_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_101"/></StgValue>
</operation>

<operation id="4830" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1630  %tmp_250 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_101, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1631  %tmp_50_102 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_250, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_102"/></StgValue>
</operation>

<operation id="4832" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1632  %tmp_51_102_cast = sext i36 %p_Val2_16_102 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_102_cast"/></StgValue>
</operation>

<operation id="4833" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1633  %p_Val2_17_102 = add i38 %tmp_50_102, %tmp_51_102_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_102"/></StgValue>
</operation>

<operation id="4834" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1640  %tmp_251 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_102, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="4835" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1641  %tmp_50_103 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_251, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_103"/></StgValue>
</operation>

<operation id="4836" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1642  %tmp_51_103_cast = sext i36 %p_Val2_16_103 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_103_cast"/></StgValue>
</operation>

<operation id="4837" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1643  %p_Val2_17_103 = add i38 %tmp_50_103, %tmp_51_103_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_103"/></StgValue>
</operation>

<operation id="4838" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1650  %tmp_252 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_103, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4839" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1651  %tmp_50_104 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_252, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_104"/></StgValue>
</operation>

<operation id="4840" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1652  %tmp_51_104_cast = sext i36 %p_Val2_16_104 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_104_cast"/></StgValue>
</operation>

<operation id="4841" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1653  %p_Val2_17_104 = add i38 %tmp_50_104, %tmp_51_104_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_104"/></StgValue>
</operation>

<operation id="4842" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1660  %tmp_253 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_104, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4843" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1661  %tmp_50_105 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_253, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_105"/></StgValue>
</operation>

<operation id="4844" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1662  %tmp_51_105_cast = sext i36 %p_Val2_16_105 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_105_cast"/></StgValue>
</operation>

<operation id="4845" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1663  %p_Val2_17_105 = add i38 %tmp_50_105, %tmp_51_105_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_105"/></StgValue>
</operation>

<operation id="4846" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1670  %tmp_254 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_105, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4847" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1671  %tmp_50_106 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_254, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_106"/></StgValue>
</operation>

<operation id="4848" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1672  %tmp_51_106_cast = sext i36 %p_Val2_16_106 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_106_cast"/></StgValue>
</operation>

<operation id="4849" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1673  %p_Val2_17_106 = add i38 %tmp_50_106, %tmp_51_106_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_106"/></StgValue>
</operation>

<operation id="4850" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1680  %tmp_255 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_106, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="4851" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1681  %tmp_50_107 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_255, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_107"/></StgValue>
</operation>

<operation id="4852" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1682  %tmp_51_107_cast = sext i36 %p_Val2_16_107 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_107_cast"/></StgValue>
</operation>

<operation id="4853" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1683  %p_Val2_17_107 = add i38 %tmp_50_107, %tmp_51_107_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_107"/></StgValue>
</operation>

<operation id="4854" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1690  %tmp_256 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_107, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4855" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1691  %tmp_50_108 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_256, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_108"/></StgValue>
</operation>

<operation id="4856" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1692  %tmp_51_108_cast = sext i36 %p_Val2_16_108 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_108_cast"/></StgValue>
</operation>

<operation id="4857" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1693  %p_Val2_17_108 = add i38 %tmp_50_108, %tmp_51_108_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_108"/></StgValue>
</operation>

<operation id="4858" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1700  %tmp_257 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_108, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="4859" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1701  %tmp_50_109 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_257, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_109"/></StgValue>
</operation>

<operation id="4860" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1702  %tmp_51_109_cast = sext i36 %p_Val2_16_109 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_109_cast"/></StgValue>
</operation>

<operation id="4861" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1703  %p_Val2_17_109 = add i38 %tmp_50_109, %tmp_51_109_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_109"/></StgValue>
</operation>

<operation id="4862" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1710  %tmp_258 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_109, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4863" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1711  %tmp_50_110 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_258, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_110"/></StgValue>
</operation>

<operation id="4864" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1712  %tmp_51_110_cast = sext i36 %p_Val2_16_110 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_110_cast"/></StgValue>
</operation>

<operation id="4865" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1713  %p_Val2_17_110 = add i38 %tmp_50_110, %tmp_51_110_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_110"/></StgValue>
</operation>

<operation id="4866" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1720  %tmp_259 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_110, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="4867" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1721  %tmp_50_111 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_259, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_111"/></StgValue>
</operation>

<operation id="4868" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1722  %tmp_51_111_cast = sext i36 %p_Val2_16_111 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_111_cast"/></StgValue>
</operation>

<operation id="4869" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1723  %p_Val2_17_111 = add i38 %tmp_50_111, %tmp_51_111_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_111"/></StgValue>
</operation>

<operation id="4870" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1730  %tmp_260 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_111, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4871" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1731  %tmp_50_112 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_260, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_112"/></StgValue>
</operation>

<operation id="4872" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1732  %tmp_51_112_cast = sext i36 %p_Val2_16_112 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_112_cast"/></StgValue>
</operation>

<operation id="4873" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1733  %p_Val2_17_112 = add i38 %tmp_50_112, %tmp_51_112_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_112"/></StgValue>
</operation>

<operation id="4874" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1740  %tmp_261 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_112, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="4875" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1741  %tmp_50_113 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_261, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_113"/></StgValue>
</operation>

<operation id="4876" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1742  %tmp_51_113_cast = sext i36 %p_Val2_16_113 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_113_cast"/></StgValue>
</operation>

<operation id="4877" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1743  %p_Val2_17_113 = add i38 %tmp_50_113, %tmp_51_113_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_113"/></StgValue>
</operation>

<operation id="4878" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1750  %tmp_262 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_113, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4879" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1751  %tmp_50_114 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_262, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_114"/></StgValue>
</operation>

<operation id="4880" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1752  %tmp_51_114_cast = sext i36 %p_Val2_16_114 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_114_cast"/></StgValue>
</operation>

<operation id="4881" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1753  %p_Val2_17_114 = add i38 %tmp_50_114, %tmp_51_114_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_114"/></StgValue>
</operation>

<operation id="4882" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1760  %tmp_263 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_114, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="4883" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1761  %tmp_50_115 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_263, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_115"/></StgValue>
</operation>

<operation id="4884" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1762  %tmp_51_115_cast = sext i36 %p_Val2_16_115 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_115_cast"/></StgValue>
</operation>

<operation id="4885" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1763  %p_Val2_17_115 = add i38 %tmp_50_115, %tmp_51_115_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_115"/></StgValue>
</operation>

<operation id="4886" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1770  %tmp_264 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_115, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4887" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1771  %tmp_50_116 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_264, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_116"/></StgValue>
</operation>

<operation id="4888" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1772  %tmp_51_116_cast = sext i36 %p_Val2_16_116 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_116_cast"/></StgValue>
</operation>

<operation id="4889" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1773  %p_Val2_17_116 = add i38 %tmp_50_116, %tmp_51_116_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_116"/></StgValue>
</operation>

<operation id="4890" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1780  %tmp_265 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_116, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4891" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1781  %tmp_50_117 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_265, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_117"/></StgValue>
</operation>

<operation id="4892" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1782  %tmp_51_117_cast = sext i36 %p_Val2_16_117 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_117_cast"/></StgValue>
</operation>

<operation id="4893" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1783  %p_Val2_17_117 = add i38 %tmp_50_117, %tmp_51_117_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_117"/></StgValue>
</operation>

<operation id="4894" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1790  %tmp_266 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_117, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4895" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1791  %tmp_50_118 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_266, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_118"/></StgValue>
</operation>

<operation id="4896" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1792  %tmp_51_118_cast = sext i36 %p_Val2_16_118 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_118_cast"/></StgValue>
</operation>

<operation id="4897" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1793  %p_Val2_17_118 = add i38 %tmp_50_118, %tmp_51_118_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_118"/></StgValue>
</operation>

<operation id="4898" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1800  %tmp_267 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_118, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="4899" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1801  %tmp_50_119 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_267, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_119"/></StgValue>
</operation>

<operation id="4900" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1802  %tmp_51_119_cast = sext i36 %p_Val2_16_119 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_119_cast"/></StgValue>
</operation>

<operation id="4901" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1803  %p_Val2_17_119 = add i38 %tmp_50_119, %tmp_51_119_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_119"/></StgValue>
</operation>

<operation id="4902" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1810  %tmp_268 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_119, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1811  %tmp_50_120 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_268, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_120"/></StgValue>
</operation>

<operation id="4904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1812  %tmp_51_120_cast = sext i36 %p_Val2_16_120 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_120_cast"/></StgValue>
</operation>

<operation id="4905" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1813  %p_Val2_17_120 = add i38 %tmp_50_120, %tmp_51_120_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_120"/></StgValue>
</operation>

<operation id="4906" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1820  %tmp_269 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_120, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="4907" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1821  %tmp_50_121 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_269, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_121"/></StgValue>
</operation>

<operation id="4908" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1822  %tmp_51_121_cast = sext i36 %p_Val2_16_121 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_121_cast"/></StgValue>
</operation>

<operation id="4909" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1823  %p_Val2_17_121 = add i38 %tmp_50_121, %tmp_51_121_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_121"/></StgValue>
</operation>

<operation id="4910" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1830  %tmp_270 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_121, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4911" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1831  %tmp_50_122 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_270, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_122"/></StgValue>
</operation>

<operation id="4912" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1832  %tmp_51_122_cast = sext i36 %p_Val2_16_122 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_122_cast"/></StgValue>
</operation>

<operation id="4913" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1833  %p_Val2_17_122 = add i38 %tmp_50_122, %tmp_51_122_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_122"/></StgValue>
</operation>

<operation id="4914" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1840  %tmp_271 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_122, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="4915" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1841  %tmp_50_123 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_271, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_123"/></StgValue>
</operation>

<operation id="4916" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1842  %tmp_51_123_cast = sext i36 %p_Val2_16_123 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_123_cast"/></StgValue>
</operation>

<operation id="4917" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1843  %p_Val2_17_123 = add i38 %tmp_50_123, %tmp_51_123_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_123"/></StgValue>
</operation>

<operation id="4918" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1850  %tmp_272 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_123, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4919" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1851  %tmp_50_124 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_272, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_124"/></StgValue>
</operation>

<operation id="4920" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1852  %tmp_51_124_cast = sext i36 %p_Val2_16_124 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_124_cast"/></StgValue>
</operation>

<operation id="4921" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1853  %p_Val2_17_124 = add i38 %tmp_50_124, %tmp_51_124_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_124"/></StgValue>
</operation>

<operation id="4922" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1860  %tmp_273 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_124, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="4923" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1861  %tmp_50_125 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_273, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_125"/></StgValue>
</operation>

<operation id="4924" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1862  %tmp_51_125_cast = sext i36 %p_Val2_16_125 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_125_cast"/></StgValue>
</operation>

<operation id="4925" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1863  %p_Val2_17_125 = add i38 %tmp_50_125, %tmp_51_125_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_125"/></StgValue>
</operation>

<operation id="4926" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1870  %tmp_274 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_125, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4927" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1871  %tmp_50_126 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_274, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_126"/></StgValue>
</operation>

<operation id="4928" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1872  %tmp_51_126_cast = sext i36 %p_Val2_16_126 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_126_cast"/></StgValue>
</operation>

<operation id="4929" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1873  %p_Val2_17_126 = add i38 %tmp_50_126, %tmp_51_126_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_126"/></StgValue>
</operation>

<operation id="4930" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1880  %tmp_275 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_126, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="4931" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1881  %tmp_50_127 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_275, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_127"/></StgValue>
</operation>

<operation id="4932" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1882  %tmp_51_127_cast = sext i36 %p_Val2_16_127 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_127_cast"/></StgValue>
</operation>

<operation id="4933" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1883  %p_Val2_17_127 = add i38 %tmp_50_127, %tmp_51_127_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_127"/></StgValue>
</operation>

<operation id="4934" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1890  %tmp_276 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_127, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4935" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1891  %tmp_50_128 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_276, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_128"/></StgValue>
</operation>

<operation id="4936" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1892  %tmp_51_128_cast = sext i36 %p_Val2_16_128 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_128_cast"/></StgValue>
</operation>

<operation id="4937" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1893  %p_Val2_17_128 = add i38 %tmp_50_128, %tmp_51_128_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_128"/></StgValue>
</operation>

<operation id="4938" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1900  %tmp_277 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_128, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4939" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1901  %tmp_50_129 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_277, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_129"/></StgValue>
</operation>

<operation id="4940" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1902  %tmp_51_129_cast = sext i36 %p_Val2_16_129 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_129_cast"/></StgValue>
</operation>

<operation id="4941" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1903  %p_Val2_17_129 = add i38 %tmp_50_129, %tmp_51_129_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_129"/></StgValue>
</operation>

<operation id="4942" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1910  %tmp_278 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_129, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4943" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1911  %tmp_50_130 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_278, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_130"/></StgValue>
</operation>

<operation id="4944" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1912  %tmp_51_130_cast = sext i36 %p_Val2_16_130 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_130_cast"/></StgValue>
</operation>

<operation id="4945" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1913  %p_Val2_17_130 = add i38 %tmp_50_130, %tmp_51_130_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_130"/></StgValue>
</operation>

<operation id="4946" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1920  %tmp_279 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_130, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4947" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1921  %tmp_50_131 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_279, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_131"/></StgValue>
</operation>

<operation id="4948" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1922  %tmp_51_131_cast = sext i36 %p_Val2_16_131 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_131_cast"/></StgValue>
</operation>

<operation id="4949" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1923  %p_Val2_17_131 = add i38 %tmp_50_131, %tmp_51_131_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_131"/></StgValue>
</operation>

<operation id="4950" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1930  %tmp_280 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_131, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4951" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1931  %tmp_50_132 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_280, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_132"/></StgValue>
</operation>

<operation id="4952" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1932  %tmp_51_132_cast = sext i36 %p_Val2_16_132 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_132_cast"/></StgValue>
</operation>

<operation id="4953" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1933  %p_Val2_17_132 = add i38 %tmp_50_132, %tmp_51_132_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_132"/></StgValue>
</operation>

<operation id="4954" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1940  %tmp_281 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_132, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4955" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1941  %tmp_50_133 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_281, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_133"/></StgValue>
</operation>

<operation id="4956" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1942  %tmp_51_133_cast = sext i36 %p_Val2_16_133 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_133_cast"/></StgValue>
</operation>

<operation id="4957" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1943  %p_Val2_17_133 = add i38 %tmp_50_133, %tmp_51_133_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_133"/></StgValue>
</operation>

<operation id="4958" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1950  %tmp_282 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_133, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4959" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1951  %tmp_50_134 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_282, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_134"/></StgValue>
</operation>

<operation id="4960" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1952  %tmp_51_134_cast = sext i36 %p_Val2_16_134 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_134_cast"/></StgValue>
</operation>

<operation id="4961" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1953  %p_Val2_17_134 = add i38 %tmp_50_134, %tmp_51_134_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_134"/></StgValue>
</operation>

<operation id="4962" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1960  %tmp_283 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_134, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4963" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1961  %tmp_50_135 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_283, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_135"/></StgValue>
</operation>

<operation id="4964" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1962  %tmp_51_135_cast = sext i36 %p_Val2_16_135 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_135_cast"/></StgValue>
</operation>

<operation id="4965" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1963  %p_Val2_17_135 = add i38 %tmp_50_135, %tmp_51_135_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_135"/></StgValue>
</operation>

<operation id="4966" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1970  %tmp_284 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_135, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4967" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1971  %tmp_50_136 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_284, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_136"/></StgValue>
</operation>

<operation id="4968" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1972  %tmp_51_136_cast = sext i36 %p_Val2_16_136 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_136_cast"/></StgValue>
</operation>

<operation id="4969" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1973  %p_Val2_17_136 = add i38 %tmp_50_136, %tmp_51_136_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_136"/></StgValue>
</operation>

<operation id="4970" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1980  %tmp_285 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_136, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4971" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1981  %tmp_50_137 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_285, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_137"/></StgValue>
</operation>

<operation id="4972" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1982  %tmp_51_137_cast = sext i36 %p_Val2_16_137 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_137_cast"/></StgValue>
</operation>

<operation id="4973" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1983  %p_Val2_17_137 = add i38 %tmp_50_137, %tmp_51_137_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_137"/></StgValue>
</operation>

<operation id="4974" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:1990  %tmp_286 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_137, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4975" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:1991  %tmp_50_138 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_286, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_138"/></StgValue>
</operation>

<operation id="4976" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:1992  %tmp_51_138_cast = sext i36 %p_Val2_16_138 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_138_cast"/></StgValue>
</operation>

<operation id="4977" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:1993  %p_Val2_17_138 = add i38 %tmp_50_138, %tmp_51_138_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_138"/></StgValue>
</operation>

<operation id="4978" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2000  %tmp_287 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_138, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4979" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2001  %tmp_50_139 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_287, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_139"/></StgValue>
</operation>

<operation id="4980" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2002  %tmp_51_139_cast = sext i36 %p_Val2_16_139 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_139_cast"/></StgValue>
</operation>

<operation id="4981" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2003  %p_Val2_17_139 = add i38 %tmp_50_139, %tmp_51_139_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_139"/></StgValue>
</operation>

<operation id="4982" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2010  %tmp_288 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_139, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4983" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2011  %tmp_50_140 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_288, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_140"/></StgValue>
</operation>

<operation id="4984" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2012  %tmp_51_140_cast = sext i36 %p_Val2_16_140 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_140_cast"/></StgValue>
</operation>

<operation id="4985" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2013  %p_Val2_17_140 = add i38 %tmp_50_140, %tmp_51_140_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_140"/></StgValue>
</operation>

<operation id="4986" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2020  %tmp_289 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_140, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4987" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2021  %tmp_50_141 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_289, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_141"/></StgValue>
</operation>

<operation id="4988" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2022  %tmp_51_141_cast = sext i36 %p_Val2_16_141 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_141_cast"/></StgValue>
</operation>

<operation id="4989" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2023  %p_Val2_17_141 = add i38 %tmp_50_141, %tmp_51_141_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_141"/></StgValue>
</operation>

<operation id="4990" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2030  %tmp_290 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_141, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4991" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2031  %tmp_50_142 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_290, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_142"/></StgValue>
</operation>

<operation id="4992" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2032  %tmp_51_142_cast = sext i36 %p_Val2_16_142 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_142_cast"/></StgValue>
</operation>

<operation id="4993" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2033  %p_Val2_17_142 = add i38 %tmp_50_142, %tmp_51_142_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_142"/></StgValue>
</operation>

<operation id="4994" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2040  %tmp_291 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_142, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="4995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2041  %tmp_50_143 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_291, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_143"/></StgValue>
</operation>

<operation id="4996" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2042  %tmp_51_143_cast = sext i36 %p_Val2_16_143 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_143_cast"/></StgValue>
</operation>

<operation id="4997" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2043  %p_Val2_17_143 = add i38 %tmp_50_143, %tmp_51_143_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_143"/></StgValue>
</operation>

<operation id="4998" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2050  %tmp_292 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_143, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4999" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2051  %tmp_50_144 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_292, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_144"/></StgValue>
</operation>

<operation id="5000" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2052  %tmp_51_144_cast = sext i36 %p_Val2_16_144 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_144_cast"/></StgValue>
</operation>

<operation id="5001" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2053  %p_Val2_17_144 = add i38 %tmp_50_144, %tmp_51_144_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_144"/></StgValue>
</operation>

<operation id="5002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2060  %tmp_293 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_144, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="5003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2061  %tmp_50_145 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_293, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_145"/></StgValue>
</operation>

<operation id="5004" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2062  %tmp_51_145_cast = sext i36 %p_Val2_16_145 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_145_cast"/></StgValue>
</operation>

<operation id="5005" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2063  %p_Val2_17_145 = add i38 %tmp_50_145, %tmp_51_145_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_145"/></StgValue>
</operation>

<operation id="5006" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2070  %tmp_294 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_145, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="5007" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2071  %tmp_50_146 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_294, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_146"/></StgValue>
</operation>

<operation id="5008" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2072  %tmp_51_146_cast = sext i36 %p_Val2_16_146 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_146_cast"/></StgValue>
</operation>

<operation id="5009" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2073  %p_Val2_17_146 = add i38 %tmp_50_146, %tmp_51_146_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_146"/></StgValue>
</operation>

<operation id="5010" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2080  %tmp_295 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_146, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="5011" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2081  %tmp_50_147 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_295, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_147"/></StgValue>
</operation>

<operation id="5012" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2082  %tmp_51_147_cast = sext i36 %p_Val2_16_147 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_147_cast"/></StgValue>
</operation>

<operation id="5013" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2083  %p_Val2_17_147 = add i38 %tmp_50_147, %tmp_51_147_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_147"/></StgValue>
</operation>

<operation id="5014" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2090  %tmp_296 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_147, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="5015" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2091  %tmp_50_148 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_296, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_148"/></StgValue>
</operation>

<operation id="5016" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2092  %tmp_51_148_cast = sext i36 %p_Val2_16_148 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_148_cast"/></StgValue>
</operation>

<operation id="5017" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2093  %p_Val2_17_148 = add i38 %tmp_50_148, %tmp_51_148_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_148"/></StgValue>
</operation>

<operation id="5018" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2100  %tmp_297 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_148, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="5019" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2101  %tmp_50_149 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_297, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_149"/></StgValue>
</operation>

<operation id="5020" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2102  %tmp_51_149_cast = sext i36 %p_Val2_16_149 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_149_cast"/></StgValue>
</operation>

<operation id="5021" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2103  %p_Val2_17_149 = add i38 %tmp_50_149, %tmp_51_149_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_149"/></StgValue>
</operation>

<operation id="5022" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2110  %tmp_298 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_149, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="5023" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2111  %tmp_50_150 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_298, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_150"/></StgValue>
</operation>

<operation id="5024" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2112  %tmp_51_150_cast = sext i36 %p_Val2_16_150 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_150_cast"/></StgValue>
</operation>

<operation id="5025" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2113  %p_Val2_17_150 = add i38 %tmp_50_150, %tmp_51_150_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_150"/></StgValue>
</operation>

<operation id="5026" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2120  %tmp_299 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_150, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="5027" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2121  %tmp_50_151 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_299, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_151"/></StgValue>
</operation>

<operation id="5028" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2122  %tmp_51_151_cast = sext i36 %p_Val2_16_151 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_151_cast"/></StgValue>
</operation>

<operation id="5029" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2123  %p_Val2_17_151 = add i38 %tmp_50_151, %tmp_51_151_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_151"/></StgValue>
</operation>

<operation id="5030" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2130  %tmp_300 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_151, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="5031" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2131  %tmp_50_152 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_300, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_152"/></StgValue>
</operation>

<operation id="5032" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2132  %tmp_51_152_cast = sext i36 %p_Val2_16_152 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_152_cast"/></StgValue>
</operation>

<operation id="5033" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2133  %p_Val2_17_152 = add i38 %tmp_50_152, %tmp_51_152_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_152"/></StgValue>
</operation>

<operation id="5034" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2140  %tmp_301 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_152, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="5035" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2141  %tmp_50_153 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_301, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_153"/></StgValue>
</operation>

<operation id="5036" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2142  %tmp_51_153_cast = sext i36 %p_Val2_16_153 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_153_cast"/></StgValue>
</operation>

<operation id="5037" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2143  %p_Val2_17_153 = add i38 %tmp_50_153, %tmp_51_153_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_153"/></StgValue>
</operation>

<operation id="5038" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2150  %tmp_302 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_153, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="5039" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2151  %tmp_50_154 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_302, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_154"/></StgValue>
</operation>

<operation id="5040" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2152  %tmp_51_154_cast = sext i36 %p_Val2_16_154 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_154_cast"/></StgValue>
</operation>

<operation id="5041" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2153  %p_Val2_17_154 = add i38 %tmp_50_154, %tmp_51_154_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_154"/></StgValue>
</operation>

<operation id="5042" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2160  %tmp_303 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_154, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="5043" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2161  %tmp_50_155 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_303, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_155"/></StgValue>
</operation>

<operation id="5044" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2162  %tmp_51_155_cast = sext i36 %p_Val2_16_155 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_155_cast"/></StgValue>
</operation>

<operation id="5045" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2163  %p_Val2_17_155 = add i38 %tmp_50_155, %tmp_51_155_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_155"/></StgValue>
</operation>

<operation id="5046" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2170  %tmp_304 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_155, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="5047" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2171  %tmp_50_156 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_304, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_156"/></StgValue>
</operation>

<operation id="5048" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2172  %tmp_51_156_cast = sext i36 %p_Val2_16_156 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_156_cast"/></StgValue>
</operation>

<operation id="5049" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2173  %p_Val2_17_156 = add i38 %tmp_50_156, %tmp_51_156_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_156"/></StgValue>
</operation>

<operation id="5050" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2180  %tmp_305 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_156, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="5051" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2181  %tmp_50_157 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_305, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_157"/></StgValue>
</operation>

<operation id="5052" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2182  %tmp_51_157_cast = sext i36 %p_Val2_16_157 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_157_cast"/></StgValue>
</operation>

<operation id="5053" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2183  %p_Val2_17_157 = add i38 %tmp_50_157, %tmp_51_157_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_157"/></StgValue>
</operation>

<operation id="5054" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2190  %tmp_306 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_157, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="5055" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2191  %tmp_50_158 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_306, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_158"/></StgValue>
</operation>

<operation id="5056" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2192  %tmp_51_158_cast = sext i36 %p_Val2_16_158 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_158_cast"/></StgValue>
</operation>

<operation id="5057" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2193  %p_Val2_17_158 = add i38 %tmp_50_158, %tmp_51_158_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_158"/></StgValue>
</operation>

<operation id="5058" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2200  %tmp_307 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_158, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="5059" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2201  %tmp_50_159 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_307, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_159"/></StgValue>
</operation>

<operation id="5060" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2202  %tmp_51_159_cast = sext i36 %p_Val2_16_159 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_159_cast"/></StgValue>
</operation>

<operation id="5061" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2203  %p_Val2_17_159 = add i38 %tmp_50_159, %tmp_51_159_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_159"/></StgValue>
</operation>

<operation id="5062" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2210  %tmp_308 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_159, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="5063" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2211  %tmp_50_160 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_308, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_160"/></StgValue>
</operation>

<operation id="5064" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2212  %tmp_51_160_cast = sext i36 %p_Val2_16_160 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_160_cast"/></StgValue>
</operation>

<operation id="5065" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2213  %p_Val2_17_160 = add i38 %tmp_50_160, %tmp_51_160_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_160"/></StgValue>
</operation>

<operation id="5066" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2220  %tmp_309 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_160, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="5067" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2221  %tmp_50_161 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_309, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_161"/></StgValue>
</operation>

<operation id="5068" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2222  %tmp_51_161_cast = sext i36 %p_Val2_16_161 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_161_cast"/></StgValue>
</operation>

<operation id="5069" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2223  %p_Val2_17_161 = add i38 %tmp_50_161, %tmp_51_161_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_161"/></StgValue>
</operation>

<operation id="5070" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2230  %tmp_310 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_161, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="5071" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2231  %tmp_50_162 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_310, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_162"/></StgValue>
</operation>

<operation id="5072" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2232  %tmp_51_162_cast = sext i36 %p_Val2_16_162 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_162_cast"/></StgValue>
</operation>

<operation id="5073" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2233  %p_Val2_17_162 = add i38 %tmp_50_162, %tmp_51_162_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_162"/></StgValue>
</operation>

<operation id="5074" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2240  %tmp_311 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_162, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="5075" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2241  %tmp_50_163 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_311, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_163"/></StgValue>
</operation>

<operation id="5076" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2242  %tmp_51_163_cast = sext i36 %p_Val2_16_163 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_163_cast"/></StgValue>
</operation>

<operation id="5077" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2243  %p_Val2_17_163 = add i38 %tmp_50_163, %tmp_51_163_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_163"/></StgValue>
</operation>

<operation id="5078" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2250  %tmp_312 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_163, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="5079" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2251  %tmp_50_164 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_312, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_164"/></StgValue>
</operation>

<operation id="5080" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2252  %tmp_51_164_cast = sext i36 %p_Val2_16_164 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_164_cast"/></StgValue>
</operation>

<operation id="5081" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2253  %p_Val2_17_164 = add i38 %tmp_50_164, %tmp_51_164_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_164"/></StgValue>
</operation>

<operation id="5082" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2260  %tmp_313 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_164, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="5083" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2261  %tmp_50_165 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_313, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_165"/></StgValue>
</operation>

<operation id="5084" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2262  %tmp_51_165_cast = sext i36 %p_Val2_16_165 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_165_cast"/></StgValue>
</operation>

<operation id="5085" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2263  %p_Val2_17_165 = add i38 %tmp_50_165, %tmp_51_165_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_165"/></StgValue>
</operation>

<operation id="5086" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2270  %tmp_314 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_165, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="5087" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2271  %tmp_50_166 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_314, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_166"/></StgValue>
</operation>

<operation id="5088" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2272  %tmp_51_166_cast = sext i36 %p_Val2_16_166 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_166_cast"/></StgValue>
</operation>

<operation id="5089" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2273  %p_Val2_17_166 = add i38 %tmp_50_166, %tmp_51_166_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_166"/></StgValue>
</operation>

<operation id="5090" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2280  %tmp_315 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_166, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="5091" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2281  %tmp_50_167 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_315, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_167"/></StgValue>
</operation>

<operation id="5092" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2282  %tmp_51_167_cast = sext i36 %p_Val2_16_167 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_167_cast"/></StgValue>
</operation>

<operation id="5093" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2283  %p_Val2_17_167 = add i38 %tmp_50_167, %tmp_51_167_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_167"/></StgValue>
</operation>

<operation id="5094" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2290  %tmp_316 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_167, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="5095" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2291  %tmp_50_168 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_316, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_168"/></StgValue>
</operation>

<operation id="5096" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2292  %tmp_51_168_cast = sext i36 %p_Val2_16_168 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_168_cast"/></StgValue>
</operation>

<operation id="5097" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2293  %p_Val2_17_168 = add i38 %tmp_50_168, %tmp_51_168_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_168"/></StgValue>
</operation>

<operation id="5098" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2300  %tmp_317 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_168, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="5099" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2301  %tmp_50_169 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_317, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_169"/></StgValue>
</operation>

<operation id="5100" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2302  %tmp_51_169_cast = sext i36 %p_Val2_16_169 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_169_cast"/></StgValue>
</operation>

<operation id="5101" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2303  %p_Val2_17_169 = add i38 %tmp_50_169, %tmp_51_169_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_169"/></StgValue>
</operation>

<operation id="5102" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2310  %tmp_318 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_169, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="5103" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2311  %tmp_50_170 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_318, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_170"/></StgValue>
</operation>

<operation id="5104" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2312  %tmp_51_170_cast = sext i36 %p_Val2_16_170 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_170_cast"/></StgValue>
</operation>

<operation id="5105" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2313  %p_Val2_17_170 = add i38 %tmp_50_170, %tmp_51_170_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_170"/></StgValue>
</operation>

<operation id="5106" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2320  %tmp_319 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_170, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="5107" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2321  %tmp_50_171 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_319, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_171"/></StgValue>
</operation>

<operation id="5108" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2322  %tmp_51_171_cast = sext i36 %p_Val2_16_171 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_171_cast"/></StgValue>
</operation>

<operation id="5109" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2323  %p_Val2_17_171 = add i38 %tmp_50_171, %tmp_51_171_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_171"/></StgValue>
</operation>

<operation id="5110" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2330  %tmp_320 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_171, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="5111" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2331  %tmp_50_172 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_320, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_172"/></StgValue>
</operation>

<operation id="5112" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2332  %tmp_51_172_cast = sext i36 %p_Val2_16_172 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_172_cast"/></StgValue>
</operation>

<operation id="5113" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2333  %p_Val2_17_172 = add i38 %tmp_50_172, %tmp_51_172_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_172"/></StgValue>
</operation>

<operation id="5114" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2340  %tmp_321 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_172, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="5115" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2341  %tmp_50_173 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_321, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_173"/></StgValue>
</operation>

<operation id="5116" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2342  %tmp_51_173_cast = sext i36 %p_Val2_16_173 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_173_cast"/></StgValue>
</operation>

<operation id="5117" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2343  %p_Val2_17_173 = add i38 %tmp_50_173, %tmp_51_173_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_173"/></StgValue>
</operation>

<operation id="5118" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2350  %tmp_322 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_173, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="5119" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2351  %tmp_50_174 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_322, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_174"/></StgValue>
</operation>

<operation id="5120" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2352  %tmp_51_174_cast = sext i36 %p_Val2_16_174 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_174_cast"/></StgValue>
</operation>

<operation id="5121" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2353  %p_Val2_17_174 = add i38 %tmp_50_174, %tmp_51_174_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_174"/></StgValue>
</operation>

<operation id="5122" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2360  %tmp_323 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_174, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="5123" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2361  %tmp_50_175 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_323, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_175"/></StgValue>
</operation>

<operation id="5124" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2362  %tmp_51_175_cast = sext i36 %p_Val2_16_175 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_175_cast"/></StgValue>
</operation>

<operation id="5125" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2363  %p_Val2_17_175 = add i38 %tmp_50_175, %tmp_51_175_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_175"/></StgValue>
</operation>

<operation id="5126" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2370  %tmp_324 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_175, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="5127" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2371  %tmp_50_176 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_324, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_176"/></StgValue>
</operation>

<operation id="5128" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2372  %tmp_51_176_cast = sext i36 %p_Val2_16_176 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_176_cast"/></StgValue>
</operation>

<operation id="5129" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2373  %p_Val2_17_176 = add i38 %tmp_50_176, %tmp_51_176_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_176"/></StgValue>
</operation>

<operation id="5130" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2380  %tmp_325 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_176, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="5131" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2381  %tmp_50_177 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_325, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_177"/></StgValue>
</operation>

<operation id="5132" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2382  %tmp_51_177_cast = sext i36 %p_Val2_16_177 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_177_cast"/></StgValue>
</operation>

<operation id="5133" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2383  %p_Val2_17_177 = add i38 %tmp_50_177, %tmp_51_177_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_177"/></StgValue>
</operation>

<operation id="5134" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2390  %tmp_326 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_177, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="5135" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2391  %tmp_50_178 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_326, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_178"/></StgValue>
</operation>

<operation id="5136" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2392  %tmp_51_178_cast = sext i36 %p_Val2_16_178 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_178_cast"/></StgValue>
</operation>

<operation id="5137" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2393  %p_Val2_17_178 = add i38 %tmp_50_178, %tmp_51_178_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_178"/></StgValue>
</operation>

<operation id="5138" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2400  %tmp_327 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_178, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="5139" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2401  %tmp_50_179 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_327, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_179"/></StgValue>
</operation>

<operation id="5140" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2402  %tmp_51_179_cast = sext i36 %p_Val2_16_179 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_179_cast"/></StgValue>
</operation>

<operation id="5141" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2403  %p_Val2_17_179 = add i38 %tmp_50_179, %tmp_51_179_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_179"/></StgValue>
</operation>

<operation id="5142" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2410  %tmp_328 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_179, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="5143" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2411  %tmp_50_180 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_328, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_180"/></StgValue>
</operation>

<operation id="5144" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2412  %tmp_51_180_cast = sext i36 %p_Val2_16_180 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_180_cast"/></StgValue>
</operation>

<operation id="5145" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2413  %p_Val2_17_180 = add i38 %tmp_50_180, %tmp_51_180_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_180"/></StgValue>
</operation>

<operation id="5146" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2420  %tmp_329 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_180, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="5147" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2421  %tmp_50_181 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_329, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_181"/></StgValue>
</operation>

<operation id="5148" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2422  %tmp_51_181_cast = sext i36 %p_Val2_16_181 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_181_cast"/></StgValue>
</operation>

<operation id="5149" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2423  %p_Val2_17_181 = add i38 %tmp_50_181, %tmp_51_181_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_181"/></StgValue>
</operation>

<operation id="5150" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2430  %tmp_330 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_181, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="5151" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2431  %tmp_50_182 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_330, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_182"/></StgValue>
</operation>

<operation id="5152" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2432  %tmp_51_182_cast = sext i36 %p_Val2_16_182 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_182_cast"/></StgValue>
</operation>

<operation id="5153" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2433  %p_Val2_17_182 = add i38 %tmp_50_182, %tmp_51_182_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_182"/></StgValue>
</operation>

<operation id="5154" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2440  %tmp_331 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_182, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="5155" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2441  %tmp_50_183 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_331, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_183"/></StgValue>
</operation>

<operation id="5156" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2442  %tmp_51_183_cast = sext i36 %p_Val2_16_183 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_183_cast"/></StgValue>
</operation>

<operation id="5157" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2443  %p_Val2_17_183 = add i38 %tmp_50_183, %tmp_51_183_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_183"/></StgValue>
</operation>

<operation id="5158" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2450  %tmp_332 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_183, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="5159" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2451  %tmp_50_184 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_332, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_184"/></StgValue>
</operation>

<operation id="5160" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2452  %tmp_51_184_cast = sext i36 %p_Val2_16_184 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_184_cast"/></StgValue>
</operation>

<operation id="5161" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2453  %p_Val2_17_184 = add i38 %tmp_50_184, %tmp_51_184_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_184"/></StgValue>
</operation>

<operation id="5162" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2460  %tmp_333 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_184, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="5163" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2461  %tmp_50_185 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_333, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_185"/></StgValue>
</operation>

<operation id="5164" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2462  %tmp_51_185_cast = sext i36 %p_Val2_16_185 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_185_cast"/></StgValue>
</operation>

<operation id="5165" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2463  %p_Val2_17_185 = add i38 %tmp_50_185, %tmp_51_185_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_185"/></StgValue>
</operation>

<operation id="5166" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2470  %tmp_334 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_185, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="5167" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2471  %tmp_50_186 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_334, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_186"/></StgValue>
</operation>

<operation id="5168" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2472  %tmp_51_186_cast = sext i36 %p_Val2_16_186 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_186_cast"/></StgValue>
</operation>

<operation id="5169" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2473  %p_Val2_17_186 = add i38 %tmp_50_186, %tmp_51_186_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_186"/></StgValue>
</operation>

<operation id="5170" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2480  %tmp_335 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_186, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="5171" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2481  %tmp_50_187 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_335, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_187"/></StgValue>
</operation>

<operation id="5172" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2482  %tmp_51_187_cast = sext i36 %p_Val2_16_187 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_187_cast"/></StgValue>
</operation>

<operation id="5173" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2483  %p_Val2_17_187 = add i38 %tmp_50_187, %tmp_51_187_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_187"/></StgValue>
</operation>

<operation id="5174" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2490  %tmp_336 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_187, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="5175" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2491  %tmp_50_188 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_336, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_188"/></StgValue>
</operation>

<operation id="5176" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2492  %tmp_51_188_cast = sext i36 %p_Val2_16_188 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_188_cast"/></StgValue>
</operation>

<operation id="5177" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2493  %p_Val2_17_188 = add i38 %tmp_50_188, %tmp_51_188_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_188"/></StgValue>
</operation>

<operation id="5178" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2500  %tmp_337 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_188, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="5179" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2501  %tmp_50_189 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_337, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_189"/></StgValue>
</operation>

<operation id="5180" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2502  %tmp_51_189_cast = sext i36 %p_Val2_16_189 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_189_cast"/></StgValue>
</operation>

<operation id="5181" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2503  %p_Val2_17_189 = add i38 %tmp_50_189, %tmp_51_189_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_189"/></StgValue>
</operation>

<operation id="5182" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2510  %tmp_338 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_189, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="5183" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2511  %tmp_50_190 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_338, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_190"/></StgValue>
</operation>

<operation id="5184" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2512  %tmp_51_190_cast = sext i36 %p_Val2_16_190 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_190_cast"/></StgValue>
</operation>

<operation id="5185" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2513  %p_Val2_17_190 = add i38 %tmp_50_190, %tmp_51_190_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_190"/></StgValue>
</operation>

<operation id="5186" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2520  %tmp_339 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_190, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="5187" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2521  %tmp_50_191 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_339, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_191"/></StgValue>
</operation>

<operation id="5188" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2522  %tmp_51_191_cast = sext i36 %p_Val2_16_191 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_191_cast"/></StgValue>
</operation>

<operation id="5189" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2523  %p_Val2_17_191 = add i38 %tmp_50_191, %tmp_51_191_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_191"/></StgValue>
</operation>

<operation id="5190" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2530  %tmp_340 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_191, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="5191" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0:4607  %m = add i5 %m1, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="5192" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2531  %tmp_50_192 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_340, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_192"/></StgValue>
</operation>

<operation id="5193" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2532  %tmp_51_192_cast = sext i36 %p_Val2_16_192 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_192_cast"/></StgValue>
</operation>

<operation id="5194" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2533  %p_Val2_17_192 = add i38 %tmp_50_192, %tmp_51_192_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_192"/></StgValue>
</operation>

<operation id="5195" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2540  %tmp_341 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_192, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="5196" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2541  %tmp_50_193 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_341, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_193"/></StgValue>
</operation>

<operation id="5197" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2542  %tmp_51_193_cast = sext i36 %p_Val2_16_193 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_193_cast"/></StgValue>
</operation>

<operation id="5198" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2543  %p_Val2_17_193 = add i38 %tmp_50_193, %tmp_51_193_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_193"/></StgValue>
</operation>

<operation id="5199" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2550  %tmp_342 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_193, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="5200" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2551  %tmp_50_194 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_342, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_194"/></StgValue>
</operation>

<operation id="5201" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2552  %tmp_51_194_cast = sext i36 %p_Val2_16_194 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_194_cast"/></StgValue>
</operation>

<operation id="5202" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2553  %p_Val2_17_194 = add i38 %tmp_50_194, %tmp_51_194_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_194"/></StgValue>
</operation>

<operation id="5203" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2560  %tmp_343 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_194, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="5204" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2561  %tmp_50_195 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_343, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_195"/></StgValue>
</operation>

<operation id="5205" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2562  %tmp_51_195_cast = sext i36 %p_Val2_16_195 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_195_cast"/></StgValue>
</operation>

<operation id="5206" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2563  %p_Val2_17_195 = add i38 %tmp_50_195, %tmp_51_195_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_195"/></StgValue>
</operation>

<operation id="5207" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2570  %tmp_344 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_195, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="5208" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2571  %tmp_50_196 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_344, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_196"/></StgValue>
</operation>

<operation id="5209" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2572  %tmp_51_196_cast = sext i36 %p_Val2_16_196 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_196_cast"/></StgValue>
</operation>

<operation id="5210" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2573  %p_Val2_17_196 = add i38 %tmp_50_196, %tmp_51_196_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_196"/></StgValue>
</operation>

<operation id="5211" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2580  %tmp_345 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_196, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="5212" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2581  %tmp_50_197 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_345, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_197"/></StgValue>
</operation>

<operation id="5213" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2582  %tmp_51_197_cast = sext i36 %p_Val2_16_197 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_197_cast"/></StgValue>
</operation>

<operation id="5214" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2583  %p_Val2_17_197 = add i38 %tmp_50_197, %tmp_51_197_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_197"/></StgValue>
</operation>

<operation id="5215" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2590  %tmp_346 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_197, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="5216" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2591  %tmp_50_198 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_346, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_198"/></StgValue>
</operation>

<operation id="5217" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2592  %tmp_51_198_cast = sext i36 %p_Val2_16_198 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_198_cast"/></StgValue>
</operation>

<operation id="5218" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2593  %p_Val2_17_198 = add i38 %tmp_50_198, %tmp_51_198_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_198"/></StgValue>
</operation>

<operation id="5219" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2600  %tmp_347 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_198, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="5220" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2601  %tmp_50_199 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_347, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_199"/></StgValue>
</operation>

<operation id="5221" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2602  %tmp_51_199_cast = sext i36 %p_Val2_16_199 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_199_cast"/></StgValue>
</operation>

<operation id="5222" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2603  %p_Val2_17_199 = add i38 %tmp_50_199, %tmp_51_199_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_199"/></StgValue>
</operation>

<operation id="5223" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2610  %tmp_348 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_199, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="5224" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2611  %tmp_50_200 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_348, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_200"/></StgValue>
</operation>

<operation id="5225" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2612  %tmp_51_200_cast = sext i36 %p_Val2_16_200 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_200_cast"/></StgValue>
</operation>

<operation id="5226" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2613  %p_Val2_17_200 = add i38 %tmp_50_200, %tmp_51_200_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_200"/></StgValue>
</operation>

<operation id="5227" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2620  %tmp_349 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_200, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="5228" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2621  %tmp_50_201 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_349, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_201"/></StgValue>
</operation>

<operation id="5229" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2622  %tmp_51_201_cast = sext i36 %p_Val2_16_201 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_201_cast"/></StgValue>
</operation>

<operation id="5230" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2623  %p_Val2_17_201 = add i38 %tmp_50_201, %tmp_51_201_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_201"/></StgValue>
</operation>

<operation id="5231" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2630  %tmp_350 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_201, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="5232" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2631  %tmp_50_202 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_350, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_202"/></StgValue>
</operation>

<operation id="5233" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2632  %tmp_51_202_cast = sext i36 %p_Val2_16_202 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_202_cast"/></StgValue>
</operation>

<operation id="5234" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2633  %p_Val2_17_202 = add i38 %tmp_50_202, %tmp_51_202_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_202"/></StgValue>
</operation>

<operation id="5235" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2640  %tmp_351 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_202, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="5236" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2641  %tmp_50_203 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_351, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_203"/></StgValue>
</operation>

<operation id="5237" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2642  %tmp_51_203_cast = sext i36 %p_Val2_16_203 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_203_cast"/></StgValue>
</operation>

<operation id="5238" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2643  %p_Val2_17_203 = add i38 %tmp_50_203, %tmp_51_203_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_203"/></StgValue>
</operation>

<operation id="5239" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2650  %tmp_352 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_203, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="5240" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2651  %tmp_50_204 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_352, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_204"/></StgValue>
</operation>

<operation id="5241" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2652  %tmp_51_204_cast = sext i36 %p_Val2_16_204 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_204_cast"/></StgValue>
</operation>

<operation id="5242" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2653  %p_Val2_17_204 = add i38 %tmp_50_204, %tmp_51_204_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_204"/></StgValue>
</operation>

<operation id="5243" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2660  %tmp_353 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_204, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="5244" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2661  %tmp_50_205 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_353, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_205"/></StgValue>
</operation>

<operation id="5245" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2662  %tmp_51_205_cast = sext i36 %p_Val2_16_205 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_205_cast"/></StgValue>
</operation>

<operation id="5246" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2663  %p_Val2_17_205 = add i38 %tmp_50_205, %tmp_51_205_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_205"/></StgValue>
</operation>

<operation id="5247" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2670  %tmp_354 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_205, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="5248" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2671  %tmp_50_206 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_354, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_206"/></StgValue>
</operation>

<operation id="5249" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2672  %tmp_51_206_cast = sext i36 %p_Val2_16_206 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_206_cast"/></StgValue>
</operation>

<operation id="5250" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2673  %p_Val2_17_206 = add i38 %tmp_50_206, %tmp_51_206_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_206"/></StgValue>
</operation>

<operation id="5251" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2680  %tmp_355 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_206, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="5252" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2681  %tmp_50_207 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_355, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_207"/></StgValue>
</operation>

<operation id="5253" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2682  %tmp_51_207_cast = sext i36 %p_Val2_16_207 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_207_cast"/></StgValue>
</operation>

<operation id="5254" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2683  %p_Val2_17_207 = add i38 %tmp_50_207, %tmp_51_207_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_207"/></StgValue>
</operation>

<operation id="5255" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2690  %tmp_356 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_207, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="5256" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2691  %tmp_50_208 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_356, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_208"/></StgValue>
</operation>

<operation id="5257" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2692  %tmp_51_208_cast = sext i36 %p_Val2_16_208 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_208_cast"/></StgValue>
</operation>

<operation id="5258" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2693  %p_Val2_17_208 = add i38 %tmp_50_208, %tmp_51_208_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_208"/></StgValue>
</operation>

<operation id="5259" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2700  %tmp_357 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_208, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="5260" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2701  %tmp_50_209 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_357, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_209"/></StgValue>
</operation>

<operation id="5261" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2702  %tmp_51_209_cast = sext i36 %p_Val2_16_209 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_209_cast"/></StgValue>
</operation>

<operation id="5262" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2703  %p_Val2_17_209 = add i38 %tmp_50_209, %tmp_51_209_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_209"/></StgValue>
</operation>

<operation id="5263" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2710  %tmp_358 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_209, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="5264" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2711  %tmp_50_210 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_358, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_210"/></StgValue>
</operation>

<operation id="5265" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2712  %tmp_51_210_cast = sext i36 %p_Val2_16_210 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_210_cast"/></StgValue>
</operation>

<operation id="5266" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2713  %p_Val2_17_210 = add i38 %tmp_50_210, %tmp_51_210_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_210"/></StgValue>
</operation>

<operation id="5267" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2720  %tmp_359 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_210, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="5268" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2721  %tmp_50_211 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_359, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_211"/></StgValue>
</operation>

<operation id="5269" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2722  %tmp_51_211_cast = sext i36 %p_Val2_16_211 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_211_cast"/></StgValue>
</operation>

<operation id="5270" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2723  %p_Val2_17_211 = add i38 %tmp_50_211, %tmp_51_211_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_211"/></StgValue>
</operation>

<operation id="5271" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2730  %tmp_360 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_211, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="5272" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2731  %tmp_50_212 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_360, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_212"/></StgValue>
</operation>

<operation id="5273" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2732  %tmp_51_212_cast = sext i36 %p_Val2_16_212 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_212_cast"/></StgValue>
</operation>

<operation id="5274" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2733  %p_Val2_17_212 = add i38 %tmp_50_212, %tmp_51_212_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_212"/></StgValue>
</operation>

<operation id="5275" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2740  %tmp_361 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_212, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="5276" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2741  %tmp_50_213 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_361, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_213"/></StgValue>
</operation>

<operation id="5277" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2742  %tmp_51_213_cast = sext i36 %p_Val2_16_213 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_213_cast"/></StgValue>
</operation>

<operation id="5278" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2743  %p_Val2_17_213 = add i38 %tmp_50_213, %tmp_51_213_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_213"/></StgValue>
</operation>

<operation id="5279" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2750  %tmp_362 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_213, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="5280" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2751  %tmp_50_214 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_362, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_214"/></StgValue>
</operation>

<operation id="5281" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2752  %tmp_51_214_cast = sext i36 %p_Val2_16_214 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_214_cast"/></StgValue>
</operation>

<operation id="5282" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2753  %p_Val2_17_214 = add i38 %tmp_50_214, %tmp_51_214_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_214"/></StgValue>
</operation>

<operation id="5283" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2760  %tmp_363 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_214, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="5284" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2761  %tmp_50_215 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_363, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_215"/></StgValue>
</operation>

<operation id="5285" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2762  %tmp_51_215_cast = sext i36 %p_Val2_16_215 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_215_cast"/></StgValue>
</operation>

<operation id="5286" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2763  %p_Val2_17_215 = add i38 %tmp_50_215, %tmp_51_215_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_215"/></StgValue>
</operation>

<operation id="5287" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2770  %tmp_364 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_215, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="5288" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2771  %tmp_50_216 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_364, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_216"/></StgValue>
</operation>

<operation id="5289" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2772  %tmp_51_216_cast = sext i36 %p_Val2_16_216 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_216_cast"/></StgValue>
</operation>

<operation id="5290" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2773  %p_Val2_17_216 = add i38 %tmp_50_216, %tmp_51_216_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_216"/></StgValue>
</operation>

<operation id="5291" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2780  %tmp_365 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_216, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="5292" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2781  %tmp_50_217 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_365, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_217"/></StgValue>
</operation>

<operation id="5293" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2782  %tmp_51_217_cast = sext i36 %p_Val2_16_217 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_217_cast"/></StgValue>
</operation>

<operation id="5294" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2783  %p_Val2_17_217 = add i38 %tmp_50_217, %tmp_51_217_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_217"/></StgValue>
</operation>

<operation id="5295" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2790  %tmp_366 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_217, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="5296" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2791  %tmp_50_218 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_366, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_218"/></StgValue>
</operation>

<operation id="5297" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2792  %tmp_51_218_cast = sext i36 %p_Val2_16_218 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_218_cast"/></StgValue>
</operation>

<operation id="5298" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2793  %p_Val2_17_218 = add i38 %tmp_50_218, %tmp_51_218_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_218"/></StgValue>
</operation>

<operation id="5299" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2800  %tmp_367 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_218, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="5300" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2801  %tmp_50_219 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_367, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_219"/></StgValue>
</operation>

<operation id="5301" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2802  %tmp_51_219_cast = sext i36 %p_Val2_16_219 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_219_cast"/></StgValue>
</operation>

<operation id="5302" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2803  %p_Val2_17_219 = add i38 %tmp_50_219, %tmp_51_219_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_219"/></StgValue>
</operation>

<operation id="5303" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2810  %tmp_368 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_219, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="5304" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2811  %tmp_50_220 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_368, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_220"/></StgValue>
</operation>

<operation id="5305" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2812  %tmp_51_220_cast = sext i36 %p_Val2_16_220 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_220_cast"/></StgValue>
</operation>

<operation id="5306" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2813  %p_Val2_17_220 = add i38 %tmp_50_220, %tmp_51_220_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_220"/></StgValue>
</operation>

<operation id="5307" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2820  %tmp_369 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_220, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="5308" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2821  %tmp_50_221 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_369, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_221"/></StgValue>
</operation>

<operation id="5309" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2822  %tmp_51_221_cast = sext i36 %p_Val2_16_221 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_221_cast"/></StgValue>
</operation>

<operation id="5310" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2823  %p_Val2_17_221 = add i38 %tmp_50_221, %tmp_51_221_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_221"/></StgValue>
</operation>

<operation id="5311" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2830  %tmp_370 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_221, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="5312" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2831  %tmp_50_222 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_370, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_222"/></StgValue>
</operation>

<operation id="5313" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2832  %tmp_51_222_cast = sext i36 %p_Val2_16_222 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_222_cast"/></StgValue>
</operation>

<operation id="5314" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2833  %p_Val2_17_222 = add i38 %tmp_50_222, %tmp_51_222_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_222"/></StgValue>
</operation>

<operation id="5315" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2840  %tmp_371 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_222, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="5316" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2841  %tmp_50_223 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_371, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_223"/></StgValue>
</operation>

<operation id="5317" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2842  %tmp_51_223_cast = sext i36 %p_Val2_16_223 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_223_cast"/></StgValue>
</operation>

<operation id="5318" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2843  %p_Val2_17_223 = add i38 %tmp_50_223, %tmp_51_223_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_223"/></StgValue>
</operation>

<operation id="5319" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2850  %tmp_372 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_223, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="5320" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2851  %tmp_50_224 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_372, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_224"/></StgValue>
</operation>

<operation id="5321" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2852  %tmp_51_224_cast = sext i36 %p_Val2_16_224 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_224_cast"/></StgValue>
</operation>

<operation id="5322" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2853  %p_Val2_17_224 = add i38 %tmp_50_224, %tmp_51_224_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_224"/></StgValue>
</operation>

<operation id="5323" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2860  %tmp_373 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_224, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="5324" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2861  %tmp_50_225 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_373, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_225"/></StgValue>
</operation>

<operation id="5325" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2862  %tmp_51_225_cast = sext i36 %p_Val2_16_225 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_225_cast"/></StgValue>
</operation>

<operation id="5326" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2863  %p_Val2_17_225 = add i38 %tmp_50_225, %tmp_51_225_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_225"/></StgValue>
</operation>

<operation id="5327" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2870  %tmp_374 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_225, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="5328" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2871  %tmp_50_226 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_374, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_226"/></StgValue>
</operation>

<operation id="5329" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2872  %tmp_51_226_cast = sext i36 %p_Val2_16_226 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_226_cast"/></StgValue>
</operation>

<operation id="5330" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2873  %p_Val2_17_226 = add i38 %tmp_50_226, %tmp_51_226_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_226"/></StgValue>
</operation>

<operation id="5331" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2880  %tmp_375 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_226, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="5332" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2881  %tmp_50_227 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_375, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_227"/></StgValue>
</operation>

<operation id="5333" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2882  %tmp_51_227_cast = sext i36 %p_Val2_16_227 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_227_cast"/></StgValue>
</operation>

<operation id="5334" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2883  %p_Val2_17_227 = add i38 %tmp_50_227, %tmp_51_227_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_227"/></StgValue>
</operation>

<operation id="5335" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2890  %tmp_376 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_227, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="5336" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2891  %tmp_50_228 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_376, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_228"/></StgValue>
</operation>

<operation id="5337" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2892  %tmp_51_228_cast = sext i36 %p_Val2_16_228 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_228_cast"/></StgValue>
</operation>

<operation id="5338" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2893  %p_Val2_17_228 = add i38 %tmp_50_228, %tmp_51_228_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_228"/></StgValue>
</operation>

<operation id="5339" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2900  %tmp_377 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_228, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="5340" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2901  %tmp_50_229 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_377, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_229"/></StgValue>
</operation>

<operation id="5341" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2902  %tmp_51_229_cast = sext i36 %p_Val2_16_229 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_229_cast"/></StgValue>
</operation>

<operation id="5342" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2903  %p_Val2_17_229 = add i38 %tmp_50_229, %tmp_51_229_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_229"/></StgValue>
</operation>

<operation id="5343" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2910  %tmp_378 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_229, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="5344" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2911  %tmp_50_230 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_378, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_230"/></StgValue>
</operation>

<operation id="5345" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2912  %tmp_51_230_cast = sext i36 %p_Val2_16_230 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_230_cast"/></StgValue>
</operation>

<operation id="5346" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2913  %p_Val2_17_230 = add i38 %tmp_50_230, %tmp_51_230_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_230"/></StgValue>
</operation>

<operation id="5347" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2920  %tmp_379 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_230, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="5348" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2921  %tmp_50_231 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_379, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_231"/></StgValue>
</operation>

<operation id="5349" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2922  %tmp_51_231_cast = sext i36 %p_Val2_16_231 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_231_cast"/></StgValue>
</operation>

<operation id="5350" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2923  %p_Val2_17_231 = add i38 %tmp_50_231, %tmp_51_231_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_231"/></StgValue>
</operation>

<operation id="5351" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2930  %tmp_380 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_231, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="5352" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2931  %tmp_50_232 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_380, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_232"/></StgValue>
</operation>

<operation id="5353" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2932  %tmp_51_232_cast = sext i36 %p_Val2_16_232 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_232_cast"/></StgValue>
</operation>

<operation id="5354" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2933  %p_Val2_17_232 = add i38 %tmp_50_232, %tmp_51_232_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_232"/></StgValue>
</operation>

<operation id="5355" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2940  %tmp_381 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_232, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="5356" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2941  %tmp_50_233 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_381, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_233"/></StgValue>
</operation>

<operation id="5357" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2942  %tmp_51_233_cast = sext i36 %p_Val2_16_233 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_233_cast"/></StgValue>
</operation>

<operation id="5358" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2943  %p_Val2_17_233 = add i38 %tmp_50_233, %tmp_51_233_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_233"/></StgValue>
</operation>

<operation id="5359" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2950  %tmp_382 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_233, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="5360" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2951  %tmp_50_234 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_382, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_234"/></StgValue>
</operation>

<operation id="5361" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2952  %tmp_51_234_cast = sext i36 %p_Val2_16_234 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_234_cast"/></StgValue>
</operation>

<operation id="5362" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2953  %p_Val2_17_234 = add i38 %tmp_50_234, %tmp_51_234_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_234"/></StgValue>
</operation>

<operation id="5363" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2960  %tmp_383 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_234, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="5364" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2961  %tmp_50_235 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_383, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_235"/></StgValue>
</operation>

<operation id="5365" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2962  %tmp_51_235_cast = sext i36 %p_Val2_16_235 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_235_cast"/></StgValue>
</operation>

<operation id="5366" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2963  %p_Val2_17_235 = add i38 %tmp_50_235, %tmp_51_235_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_235"/></StgValue>
</operation>

<operation id="5367" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2970  %tmp_384 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_235, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="5368" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2971  %tmp_50_236 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_384, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_236"/></StgValue>
</operation>

<operation id="5369" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2972  %tmp_51_236_cast = sext i36 %p_Val2_16_236 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_236_cast"/></StgValue>
</operation>

<operation id="5370" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2973  %p_Val2_17_236 = add i38 %tmp_50_236, %tmp_51_236_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_236"/></StgValue>
</operation>

<operation id="5371" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2980  %tmp_385 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_236, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="5372" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2981  %tmp_50_237 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_385, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_237"/></StgValue>
</operation>

<operation id="5373" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2982  %tmp_51_237_cast = sext i36 %p_Val2_16_237 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_237_cast"/></StgValue>
</operation>

<operation id="5374" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2983  %p_Val2_17_237 = add i38 %tmp_50_237, %tmp_51_237_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_237"/></StgValue>
</operation>

<operation id="5375" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2990  %tmp_386 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_237, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="5376" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:2991  %tmp_50_238 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_386, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_238"/></StgValue>
</operation>

<operation id="5377" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:2992  %tmp_51_238_cast = sext i36 %p_Val2_16_238 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_238_cast"/></StgValue>
</operation>

<operation id="5378" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:2993  %p_Val2_17_238 = add i38 %tmp_50_238, %tmp_51_238_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_238"/></StgValue>
</operation>

<operation id="5379" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3000  %tmp_387 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_238, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="5380" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3001  %tmp_50_239 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_387, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_239"/></StgValue>
</operation>

<operation id="5381" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3002  %tmp_51_239_cast = sext i36 %p_Val2_16_239 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_239_cast"/></StgValue>
</operation>

<operation id="5382" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3003  %p_Val2_17_239 = add i38 %tmp_50_239, %tmp_51_239_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_239"/></StgValue>
</operation>

<operation id="5383" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3010  %tmp_388 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_239, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="5384" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3011  %tmp_50_240 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_388, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_240"/></StgValue>
</operation>

<operation id="5385" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3012  %tmp_51_240_cast = sext i36 %p_Val2_16_240 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_240_cast"/></StgValue>
</operation>

<operation id="5386" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3013  %p_Val2_17_240 = add i38 %tmp_50_240, %tmp_51_240_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_240"/></StgValue>
</operation>

<operation id="5387" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3020  %tmp_389 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_240, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="5388" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3021  %tmp_50_241 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_389, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_241"/></StgValue>
</operation>

<operation id="5389" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3022  %tmp_51_241_cast = sext i36 %p_Val2_16_241 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_241_cast"/></StgValue>
</operation>

<operation id="5390" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3023  %p_Val2_17_241 = add i38 %tmp_50_241, %tmp_51_241_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_241"/></StgValue>
</operation>

<operation id="5391" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3030  %tmp_390 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_241, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="5392" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3031  %tmp_50_242 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_390, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_242"/></StgValue>
</operation>

<operation id="5393" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3032  %tmp_51_242_cast = sext i36 %p_Val2_16_242 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_242_cast"/></StgValue>
</operation>

<operation id="5394" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3033  %p_Val2_17_242 = add i38 %tmp_50_242, %tmp_51_242_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_242"/></StgValue>
</operation>

<operation id="5395" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3040  %tmp_391 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_242, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="5396" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3041  %tmp_50_243 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_391, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_243"/></StgValue>
</operation>

<operation id="5397" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3042  %tmp_51_243_cast = sext i36 %p_Val2_16_243 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_243_cast"/></StgValue>
</operation>

<operation id="5398" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3043  %p_Val2_17_243 = add i38 %tmp_50_243, %tmp_51_243_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_243"/></StgValue>
</operation>

<operation id="5399" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3050  %tmp_392 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_243, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="5400" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3051  %tmp_50_244 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_392, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_244"/></StgValue>
</operation>

<operation id="5401" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3052  %tmp_51_244_cast = sext i36 %p_Val2_16_244 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_244_cast"/></StgValue>
</operation>

<operation id="5402" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3053  %p_Val2_17_244 = add i38 %tmp_50_244, %tmp_51_244_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_244"/></StgValue>
</operation>

<operation id="5403" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3060  %tmp_393 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_244, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="5404" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3061  %tmp_50_245 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_393, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_245"/></StgValue>
</operation>

<operation id="5405" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3062  %tmp_51_245_cast = sext i36 %p_Val2_16_245 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_245_cast"/></StgValue>
</operation>

<operation id="5406" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3063  %p_Val2_17_245 = add i38 %tmp_50_245, %tmp_51_245_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_245"/></StgValue>
</operation>

<operation id="5407" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3070  %tmp_394 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_245, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="5408" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3071  %tmp_50_246 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_394, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_246"/></StgValue>
</operation>

<operation id="5409" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3072  %tmp_51_246_cast = sext i36 %p_Val2_16_246 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_246_cast"/></StgValue>
</operation>

<operation id="5410" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3073  %p_Val2_17_246 = add i38 %tmp_50_246, %tmp_51_246_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_246"/></StgValue>
</operation>

<operation id="5411" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3080  %tmp_395 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_246, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="5412" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3081  %tmp_50_247 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_395, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_247"/></StgValue>
</operation>

<operation id="5413" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3082  %tmp_51_247_cast = sext i36 %p_Val2_16_247 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_247_cast"/></StgValue>
</operation>

<operation id="5414" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3083  %p_Val2_17_247 = add i38 %tmp_50_247, %tmp_51_247_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_247"/></StgValue>
</operation>

<operation id="5415" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3090  %tmp_396 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_247, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="5416" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3091  %tmp_50_248 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_396, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_248"/></StgValue>
</operation>

<operation id="5417" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3092  %tmp_51_248_cast = sext i36 %p_Val2_16_248 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_248_cast"/></StgValue>
</operation>

<operation id="5418" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3093  %p_Val2_17_248 = add i38 %tmp_50_248, %tmp_51_248_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_248"/></StgValue>
</operation>

<operation id="5419" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3100  %tmp_397 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_248, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="5420" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3101  %tmp_50_249 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_397, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_249"/></StgValue>
</operation>

<operation id="5421" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3102  %tmp_51_249_cast = sext i36 %p_Val2_16_249 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_249_cast"/></StgValue>
</operation>

<operation id="5422" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3103  %p_Val2_17_249 = add i38 %tmp_50_249, %tmp_51_249_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_249"/></StgValue>
</operation>

<operation id="5423" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3110  %tmp_398 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_249, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="5424" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3111  %tmp_50_250 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_398, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_250"/></StgValue>
</operation>

<operation id="5425" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3112  %tmp_51_250_cast = sext i36 %p_Val2_16_250 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_250_cast"/></StgValue>
</operation>

<operation id="5426" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3113  %p_Val2_17_250 = add i38 %tmp_50_250, %tmp_51_250_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_250"/></StgValue>
</operation>

<operation id="5427" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3120  %tmp_399 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_250, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="5428" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3121  %tmp_50_251 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_399, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_251"/></StgValue>
</operation>

<operation id="5429" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3122  %tmp_51_251_cast = sext i36 %p_Val2_16_251 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_251_cast"/></StgValue>
</operation>

<operation id="5430" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3123  %p_Val2_17_251 = add i38 %tmp_50_251, %tmp_51_251_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_251"/></StgValue>
</operation>

<operation id="5431" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3130  %tmp_400 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_251, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="5432" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3131  %tmp_50_252 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_400, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_252"/></StgValue>
</operation>

<operation id="5433" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3132  %tmp_51_252_cast = sext i36 %p_Val2_16_252 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_252_cast"/></StgValue>
</operation>

<operation id="5434" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3133  %p_Val2_17_252 = add i38 %tmp_50_252, %tmp_51_252_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_252"/></StgValue>
</operation>

<operation id="5435" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3140  %tmp_401 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_252, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="5436" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3141  %tmp_50_253 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_401, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_253"/></StgValue>
</operation>

<operation id="5437" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3142  %tmp_51_253_cast = sext i36 %p_Val2_16_253 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_253_cast"/></StgValue>
</operation>

<operation id="5438" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3143  %p_Val2_17_253 = add i38 %tmp_50_253, %tmp_51_253_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_253"/></StgValue>
</operation>

<operation id="5439" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3150  %tmp_402 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_253, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="5440" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3151  %tmp_50_254 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_402, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_254"/></StgValue>
</operation>

<operation id="5441" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3152  %tmp_51_254_cast = sext i36 %p_Val2_16_254 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_254_cast"/></StgValue>
</operation>

<operation id="5442" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3153  %p_Val2_17_254 = add i38 %tmp_50_254, %tmp_51_254_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_254"/></StgValue>
</operation>

<operation id="5443" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3160  %tmp_403 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_254, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="5444" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3161  %tmp_50_255 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_403, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_255"/></StgValue>
</operation>

<operation id="5445" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3162  %tmp_51_255_cast = sext i36 %p_Val2_16_255 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_255_cast"/></StgValue>
</operation>

<operation id="5446" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3163  %p_Val2_17_255 = add i38 %tmp_50_255, %tmp_51_255_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_255"/></StgValue>
</operation>

<operation id="5447" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3170  %tmp_404 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_255, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="5448" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3171  %tmp_50_256 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_404, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_256"/></StgValue>
</operation>

<operation id="5449" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3172  %tmp_51_256_cast = sext i36 %p_Val2_16_256 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_256_cast"/></StgValue>
</operation>

<operation id="5450" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3173  %p_Val2_17_256 = add i38 %tmp_50_256, %tmp_51_256_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_256"/></StgValue>
</operation>

<operation id="5451" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3180  %tmp_405 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_256, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="5452" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3181  %tmp_50_257 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_405, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_257"/></StgValue>
</operation>

<operation id="5453" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3182  %tmp_51_257_cast = sext i36 %p_Val2_16_257 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_257_cast"/></StgValue>
</operation>

<operation id="5454" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3183  %p_Val2_17_257 = add i38 %tmp_50_257, %tmp_51_257_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_257"/></StgValue>
</operation>

<operation id="5455" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3190  %tmp_406 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_257, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="5456" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3191  %tmp_50_258 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_406, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_258"/></StgValue>
</operation>

<operation id="5457" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3192  %tmp_51_258_cast = sext i36 %p_Val2_16_258 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_258_cast"/></StgValue>
</operation>

<operation id="5458" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3193  %p_Val2_17_258 = add i38 %tmp_50_258, %tmp_51_258_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_258"/></StgValue>
</operation>

<operation id="5459" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3200  %tmp_407 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_258, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="5460" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3201  %tmp_50_259 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_407, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_259"/></StgValue>
</operation>

<operation id="5461" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3202  %tmp_51_259_cast = sext i36 %p_Val2_16_259 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_259_cast"/></StgValue>
</operation>

<operation id="5462" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3203  %p_Val2_17_259 = add i38 %tmp_50_259, %tmp_51_259_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_259"/></StgValue>
</operation>

<operation id="5463" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3210  %tmp_408 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_259, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="5464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3211  %tmp_50_260 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_408, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_260"/></StgValue>
</operation>

<operation id="5465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3212  %tmp_51_260_cast = sext i36 %p_Val2_16_260 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_260_cast"/></StgValue>
</operation>

<operation id="5466" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3213  %p_Val2_17_260 = add i38 %tmp_50_260, %tmp_51_260_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_260"/></StgValue>
</operation>

<operation id="5467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3220  %tmp_409 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_260, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="5468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3221  %tmp_50_261 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_409, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_261"/></StgValue>
</operation>

<operation id="5469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3222  %tmp_51_261_cast = sext i36 %p_Val2_16_261 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_261_cast"/></StgValue>
</operation>

<operation id="5470" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3223  %p_Val2_17_261 = add i38 %tmp_50_261, %tmp_51_261_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_261"/></StgValue>
</operation>

<operation id="5471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3230  %tmp_410 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_261, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="5472" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3231  %tmp_50_262 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_410, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_262"/></StgValue>
</operation>

<operation id="5473" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3232  %tmp_51_262_cast = sext i36 %p_Val2_16_262 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_262_cast"/></StgValue>
</operation>

<operation id="5474" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3233  %p_Val2_17_262 = add i38 %tmp_50_262, %tmp_51_262_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_262"/></StgValue>
</operation>

<operation id="5475" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3240  %tmp_411 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_262, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="5476" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3241  %tmp_50_263 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_411, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_263"/></StgValue>
</operation>

<operation id="5477" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3242  %tmp_51_263_cast = sext i36 %p_Val2_16_263 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_263_cast"/></StgValue>
</operation>

<operation id="5478" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3243  %p_Val2_17_263 = add i38 %tmp_50_263, %tmp_51_263_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_263"/></StgValue>
</operation>

<operation id="5479" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3250  %tmp_412 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_263, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="5480" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3251  %tmp_50_264 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_412, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_264"/></StgValue>
</operation>

<operation id="5481" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3252  %tmp_51_264_cast = sext i36 %p_Val2_16_264 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_264_cast"/></StgValue>
</operation>

<operation id="5482" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3253  %p_Val2_17_264 = add i38 %tmp_50_264, %tmp_51_264_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_264"/></StgValue>
</operation>

<operation id="5483" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3260  %tmp_413 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_264, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="5484" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3261  %tmp_50_265 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_413, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_265"/></StgValue>
</operation>

<operation id="5485" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3262  %tmp_51_265_cast = sext i36 %p_Val2_16_265 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_265_cast"/></StgValue>
</operation>

<operation id="5486" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3263  %p_Val2_17_265 = add i38 %tmp_50_265, %tmp_51_265_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_265"/></StgValue>
</operation>

<operation id="5487" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3270  %tmp_414 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_265, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="5488" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3271  %tmp_50_266 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_414, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_266"/></StgValue>
</operation>

<operation id="5489" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3272  %tmp_51_266_cast = sext i36 %p_Val2_16_266 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_266_cast"/></StgValue>
</operation>

<operation id="5490" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3273  %p_Val2_17_266 = add i38 %tmp_50_266, %tmp_51_266_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_266"/></StgValue>
</operation>

<operation id="5491" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3280  %tmp_415 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_266, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="5492" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3281  %tmp_50_267 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_415, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_267"/></StgValue>
</operation>

<operation id="5493" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3282  %tmp_51_267_cast = sext i36 %p_Val2_16_267 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_267_cast"/></StgValue>
</operation>

<operation id="5494" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3283  %p_Val2_17_267 = add i38 %tmp_50_267, %tmp_51_267_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_267"/></StgValue>
</operation>

<operation id="5495" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3290  %tmp_416 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_267, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="5496" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3291  %tmp_50_268 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_416, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_268"/></StgValue>
</operation>

<operation id="5497" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3292  %tmp_51_268_cast = sext i36 %p_Val2_16_268 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_268_cast"/></StgValue>
</operation>

<operation id="5498" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3293  %p_Val2_17_268 = add i38 %tmp_50_268, %tmp_51_268_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_268"/></StgValue>
</operation>

<operation id="5499" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3300  %tmp_417 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_268, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="5500" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3301  %tmp_50_269 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_417, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_269"/></StgValue>
</operation>

<operation id="5501" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3302  %tmp_51_269_cast = sext i36 %p_Val2_16_269 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_269_cast"/></StgValue>
</operation>

<operation id="5502" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3303  %p_Val2_17_269 = add i38 %tmp_50_269, %tmp_51_269_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_269"/></StgValue>
</operation>

<operation id="5503" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3310  %tmp_418 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_269, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="5504" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3311  %tmp_50_270 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_418, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_270"/></StgValue>
</operation>

<operation id="5505" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3312  %tmp_51_270_cast = sext i36 %p_Val2_16_270 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_270_cast"/></StgValue>
</operation>

<operation id="5506" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3313  %p_Val2_17_270 = add i38 %tmp_50_270, %tmp_51_270_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_270"/></StgValue>
</operation>

<operation id="5507" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3320  %tmp_419 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_270, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="5508" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3321  %tmp_50_271 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_419, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_271"/></StgValue>
</operation>

<operation id="5509" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3322  %tmp_51_271_cast = sext i36 %p_Val2_16_271 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_271_cast"/></StgValue>
</operation>

<operation id="5510" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3323  %p_Val2_17_271 = add i38 %tmp_50_271, %tmp_51_271_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_271"/></StgValue>
</operation>

<operation id="5511" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3330  %tmp_420 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_271, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="5512" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3331  %tmp_50_272 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_420, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_272"/></StgValue>
</operation>

<operation id="5513" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3332  %tmp_51_272_cast = sext i36 %p_Val2_16_272 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_272_cast"/></StgValue>
</operation>

<operation id="5514" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3333  %p_Val2_17_272 = add i38 %tmp_50_272, %tmp_51_272_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_272"/></StgValue>
</operation>

<operation id="5515" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3340  %tmp_421 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_272, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="5516" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3341  %tmp_50_273 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_421, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_273"/></StgValue>
</operation>

<operation id="5517" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3342  %tmp_51_273_cast = sext i36 %p_Val2_16_273 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_273_cast"/></StgValue>
</operation>

<operation id="5518" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3343  %p_Val2_17_273 = add i38 %tmp_50_273, %tmp_51_273_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_273"/></StgValue>
</operation>

<operation id="5519" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3350  %tmp_422 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_273, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="5520" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3351  %tmp_50_274 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_422, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_274"/></StgValue>
</operation>

<operation id="5521" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3352  %tmp_51_274_cast = sext i36 %p_Val2_16_274 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_274_cast"/></StgValue>
</operation>

<operation id="5522" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3353  %p_Val2_17_274 = add i38 %tmp_50_274, %tmp_51_274_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_274"/></StgValue>
</operation>

<operation id="5523" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3360  %tmp_423 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_274, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="5524" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3361  %tmp_50_275 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_423, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_275"/></StgValue>
</operation>

<operation id="5525" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3362  %tmp_51_275_cast = sext i36 %p_Val2_16_275 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_275_cast"/></StgValue>
</operation>

<operation id="5526" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3363  %p_Val2_17_275 = add i38 %tmp_50_275, %tmp_51_275_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_275"/></StgValue>
</operation>

<operation id="5527" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3370  %tmp_424 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_275, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="5528" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3371  %tmp_50_276 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_424, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_276"/></StgValue>
</operation>

<operation id="5529" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3372  %tmp_51_276_cast = sext i36 %p_Val2_16_276 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_276_cast"/></StgValue>
</operation>

<operation id="5530" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3373  %p_Val2_17_276 = add i38 %tmp_50_276, %tmp_51_276_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_276"/></StgValue>
</operation>

<operation id="5531" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3380  %tmp_425 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_276, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="5532" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3381  %tmp_50_277 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_425, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_277"/></StgValue>
</operation>

<operation id="5533" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3382  %tmp_51_277_cast = sext i36 %p_Val2_16_277 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_277_cast"/></StgValue>
</operation>

<operation id="5534" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3383  %p_Val2_17_277 = add i38 %tmp_50_277, %tmp_51_277_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_277"/></StgValue>
</operation>

<operation id="5535" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3390  %tmp_426 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_277, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="5536" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3391  %tmp_50_278 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_426, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_278"/></StgValue>
</operation>

<operation id="5537" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3392  %tmp_51_278_cast = sext i36 %p_Val2_16_278 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_278_cast"/></StgValue>
</operation>

<operation id="5538" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3393  %p_Val2_17_278 = add i38 %tmp_50_278, %tmp_51_278_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_278"/></StgValue>
</operation>

<operation id="5539" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3400  %tmp_427 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_278, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="5540" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3401  %tmp_50_279 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_427, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_279"/></StgValue>
</operation>

<operation id="5541" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3402  %tmp_51_279_cast = sext i36 %p_Val2_16_279 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_279_cast"/></StgValue>
</operation>

<operation id="5542" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3403  %p_Val2_17_279 = add i38 %tmp_50_279, %tmp_51_279_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_279"/></StgValue>
</operation>

<operation id="5543" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3410  %tmp_428 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_279, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="5544" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3411  %tmp_50_280 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_428, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_280"/></StgValue>
</operation>

<operation id="5545" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3412  %tmp_51_280_cast = sext i36 %p_Val2_16_280 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_280_cast"/></StgValue>
</operation>

<operation id="5546" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3413  %p_Val2_17_280 = add i38 %tmp_50_280, %tmp_51_280_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_280"/></StgValue>
</operation>

<operation id="5547" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3420  %tmp_429 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_280, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="5548" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3421  %tmp_50_281 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_429, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_281"/></StgValue>
</operation>

<operation id="5549" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3422  %tmp_51_281_cast = sext i36 %p_Val2_16_281 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_281_cast"/></StgValue>
</operation>

<operation id="5550" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3423  %p_Val2_17_281 = add i38 %tmp_50_281, %tmp_51_281_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_281"/></StgValue>
</operation>

<operation id="5551" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3430  %tmp_430 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_281, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="5552" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3431  %tmp_50_282 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_430, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_282"/></StgValue>
</operation>

<operation id="5553" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3432  %tmp_51_282_cast = sext i36 %p_Val2_16_282 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_282_cast"/></StgValue>
</operation>

<operation id="5554" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3433  %p_Val2_17_282 = add i38 %tmp_50_282, %tmp_51_282_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_282"/></StgValue>
</operation>

<operation id="5555" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3440  %tmp_431 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_282, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="5556" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3441  %tmp_50_283 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_431, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_283"/></StgValue>
</operation>

<operation id="5557" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3442  %tmp_51_283_cast = sext i36 %p_Val2_16_283 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_283_cast"/></StgValue>
</operation>

<operation id="5558" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3443  %p_Val2_17_283 = add i38 %tmp_50_283, %tmp_51_283_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_283"/></StgValue>
</operation>

<operation id="5559" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3450  %tmp_432 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_283, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="5560" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3451  %tmp_50_284 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_432, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_284"/></StgValue>
</operation>

<operation id="5561" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3452  %tmp_51_284_cast = sext i36 %p_Val2_16_284 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_284_cast"/></StgValue>
</operation>

<operation id="5562" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3453  %p_Val2_17_284 = add i38 %tmp_50_284, %tmp_51_284_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_284"/></StgValue>
</operation>

<operation id="5563" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3460  %tmp_433 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_284, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="5564" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3461  %tmp_50_285 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_433, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_285"/></StgValue>
</operation>

<operation id="5565" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3462  %tmp_51_285_cast = sext i36 %p_Val2_16_285 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_285_cast"/></StgValue>
</operation>

<operation id="5566" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3463  %p_Val2_17_285 = add i38 %tmp_50_285, %tmp_51_285_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_285"/></StgValue>
</operation>

<operation id="5567" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3470  %tmp_434 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_285, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="5568" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3471  %tmp_50_286 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_434, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_286"/></StgValue>
</operation>

<operation id="5569" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3472  %tmp_51_286_cast = sext i36 %p_Val2_16_286 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_286_cast"/></StgValue>
</operation>

<operation id="5570" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3473  %p_Val2_17_286 = add i38 %tmp_50_286, %tmp_51_286_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_286"/></StgValue>
</operation>

<operation id="5571" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3480  %tmp_435 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_286, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="5572" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3481  %tmp_50_287 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_435, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_287"/></StgValue>
</operation>

<operation id="5573" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3482  %tmp_51_287_cast = sext i36 %p_Val2_16_287 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_287_cast"/></StgValue>
</operation>

<operation id="5574" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3483  %p_Val2_17_287 = add i38 %tmp_50_287, %tmp_51_287_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_287"/></StgValue>
</operation>

<operation id="5575" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3490  %tmp_436 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_287, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="5576" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3491  %tmp_50_288 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_436, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_288"/></StgValue>
</operation>

<operation id="5577" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3492  %tmp_51_288_cast = sext i36 %p_Val2_16_288 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_288_cast"/></StgValue>
</operation>

<operation id="5578" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3493  %p_Val2_17_288 = add i38 %tmp_50_288, %tmp_51_288_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_288"/></StgValue>
</operation>

<operation id="5579" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3500  %tmp_437 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_288, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="5580" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3501  %tmp_50_289 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_437, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_289"/></StgValue>
</operation>

<operation id="5581" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3502  %tmp_51_289_cast = sext i36 %p_Val2_16_289 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_289_cast"/></StgValue>
</operation>

<operation id="5582" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3503  %p_Val2_17_289 = add i38 %tmp_50_289, %tmp_51_289_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_289"/></StgValue>
</operation>

<operation id="5583" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3510  %tmp_438 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_289, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="5584" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3511  %tmp_50_290 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_438, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_290"/></StgValue>
</operation>

<operation id="5585" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3512  %tmp_51_290_cast = sext i36 %p_Val2_16_290 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_290_cast"/></StgValue>
</operation>

<operation id="5586" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3513  %p_Val2_17_290 = add i38 %tmp_50_290, %tmp_51_290_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_290"/></StgValue>
</operation>

<operation id="5587" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3520  %tmp_439 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_290, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="5588" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3521  %tmp_50_291 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_439, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_291"/></StgValue>
</operation>

<operation id="5589" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3522  %tmp_51_291_cast = sext i36 %p_Val2_16_291 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_291_cast"/></StgValue>
</operation>

<operation id="5590" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3523  %p_Val2_17_291 = add i38 %tmp_50_291, %tmp_51_291_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_291"/></StgValue>
</operation>

<operation id="5591" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3530  %tmp_440 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_291, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="5592" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3531  %tmp_50_292 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_440, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_292"/></StgValue>
</operation>

<operation id="5593" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3532  %tmp_51_292_cast = sext i36 %p_Val2_16_292 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_292_cast"/></StgValue>
</operation>

<operation id="5594" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3533  %p_Val2_17_292 = add i38 %tmp_50_292, %tmp_51_292_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_292"/></StgValue>
</operation>

<operation id="5595" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3540  %tmp_441 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_292, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="5596" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3541  %tmp_50_293 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_441, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_293"/></StgValue>
</operation>

<operation id="5597" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3542  %tmp_51_293_cast = sext i36 %p_Val2_16_293 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_293_cast"/></StgValue>
</operation>

<operation id="5598" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3543  %p_Val2_17_293 = add i38 %tmp_50_293, %tmp_51_293_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_293"/></StgValue>
</operation>

<operation id="5599" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3550  %tmp_442 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_293, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="5600" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3551  %tmp_50_294 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_442, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_294"/></StgValue>
</operation>

<operation id="5601" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3552  %tmp_51_294_cast = sext i36 %p_Val2_16_294 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_294_cast"/></StgValue>
</operation>

<operation id="5602" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3553  %p_Val2_17_294 = add i38 %tmp_50_294, %tmp_51_294_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_294"/></StgValue>
</operation>

<operation id="5603" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3560  %tmp_443 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_294, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="5604" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3561  %tmp_50_295 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_443, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_295"/></StgValue>
</operation>

<operation id="5605" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3562  %tmp_51_295_cast = sext i36 %p_Val2_16_295 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_295_cast"/></StgValue>
</operation>

<operation id="5606" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3563  %p_Val2_17_295 = add i38 %tmp_50_295, %tmp_51_295_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_295"/></StgValue>
</operation>

<operation id="5607" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3570  %tmp_444 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_295, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="5608" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3571  %tmp_50_296 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_444, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_296"/></StgValue>
</operation>

<operation id="5609" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3572  %tmp_51_296_cast = sext i36 %p_Val2_16_296 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_296_cast"/></StgValue>
</operation>

<operation id="5610" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3573  %p_Val2_17_296 = add i38 %tmp_50_296, %tmp_51_296_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_296"/></StgValue>
</operation>

<operation id="5611" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3580  %tmp_445 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_296, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="5612" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3581  %tmp_50_297 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_445, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_297"/></StgValue>
</operation>

<operation id="5613" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3582  %tmp_51_297_cast = sext i36 %p_Val2_16_297 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_297_cast"/></StgValue>
</operation>

<operation id="5614" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3583  %p_Val2_17_297 = add i38 %tmp_50_297, %tmp_51_297_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_297"/></StgValue>
</operation>

<operation id="5615" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3590  %tmp_446 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_297, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="5616" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3591  %tmp_50_298 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_446, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_298"/></StgValue>
</operation>

<operation id="5617" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3592  %tmp_51_298_cast = sext i36 %p_Val2_16_298 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_298_cast"/></StgValue>
</operation>

<operation id="5618" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3593  %p_Val2_17_298 = add i38 %tmp_50_298, %tmp_51_298_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_298"/></StgValue>
</operation>

<operation id="5619" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3600  %tmp_447 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_298, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="5620" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3601  %tmp_50_299 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_447, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_299"/></StgValue>
</operation>

<operation id="5621" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3602  %tmp_51_299_cast = sext i36 %p_Val2_16_299 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_299_cast"/></StgValue>
</operation>

<operation id="5622" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3603  %p_Val2_17_299 = add i38 %tmp_50_299, %tmp_51_299_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_299"/></StgValue>
</operation>

<operation id="5623" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3610  %tmp_448 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_299, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="5624" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3611  %tmp_50_300 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_448, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_300"/></StgValue>
</operation>

<operation id="5625" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3612  %tmp_51_300_cast = sext i36 %p_Val2_16_300 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_300_cast"/></StgValue>
</operation>

<operation id="5626" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3613  %p_Val2_17_300 = add i38 %tmp_50_300, %tmp_51_300_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_300"/></StgValue>
</operation>

<operation id="5627" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3620  %tmp_449 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_300, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="5628" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3621  %tmp_50_301 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_449, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_301"/></StgValue>
</operation>

<operation id="5629" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3622  %tmp_51_301_cast = sext i36 %p_Val2_16_301 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_301_cast"/></StgValue>
</operation>

<operation id="5630" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3623  %p_Val2_17_301 = add i38 %tmp_50_301, %tmp_51_301_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_301"/></StgValue>
</operation>

<operation id="5631" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3630  %tmp_450 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_301, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="5632" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3631  %tmp_50_302 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_450, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_302"/></StgValue>
</operation>

<operation id="5633" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3632  %tmp_51_302_cast = sext i36 %p_Val2_16_302 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_302_cast"/></StgValue>
</operation>

<operation id="5634" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3633  %p_Val2_17_302 = add i38 %tmp_50_302, %tmp_51_302_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_302"/></StgValue>
</operation>

<operation id="5635" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3640  %tmp_451 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_302, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="5636" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3641  %tmp_50_303 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_451, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_303"/></StgValue>
</operation>

<operation id="5637" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3642  %tmp_51_303_cast = sext i36 %p_Val2_16_303 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_303_cast"/></StgValue>
</operation>

<operation id="5638" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3643  %p_Val2_17_303 = add i38 %tmp_50_303, %tmp_51_303_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_303"/></StgValue>
</operation>

<operation id="5639" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3650  %tmp_452 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_303, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="5640" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3651  %tmp_50_304 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_452, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_304"/></StgValue>
</operation>

<operation id="5641" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3652  %tmp_51_304_cast = sext i36 %p_Val2_16_304 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_304_cast"/></StgValue>
</operation>

<operation id="5642" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3653  %p_Val2_17_304 = add i38 %tmp_50_304, %tmp_51_304_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_304"/></StgValue>
</operation>

<operation id="5643" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3660  %tmp_453 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_304, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="5644" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3661  %tmp_50_305 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_453, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_305"/></StgValue>
</operation>

<operation id="5645" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3662  %tmp_51_305_cast = sext i36 %p_Val2_16_305 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_305_cast"/></StgValue>
</operation>

<operation id="5646" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3663  %p_Val2_17_305 = add i38 %tmp_50_305, %tmp_51_305_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_305"/></StgValue>
</operation>

<operation id="5647" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3670  %tmp_454 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_305, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="5648" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3671  %tmp_50_306 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_454, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_306"/></StgValue>
</operation>

<operation id="5649" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3672  %tmp_51_306_cast = sext i36 %p_Val2_16_306 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_306_cast"/></StgValue>
</operation>

<operation id="5650" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3673  %p_Val2_17_306 = add i38 %tmp_50_306, %tmp_51_306_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_306"/></StgValue>
</operation>

<operation id="5651" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3680  %tmp_455 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_306, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="5652" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3681  %tmp_50_307 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_455, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_307"/></StgValue>
</operation>

<operation id="5653" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3682  %tmp_51_307_cast = sext i36 %p_Val2_16_307 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_307_cast"/></StgValue>
</operation>

<operation id="5654" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3683  %p_Val2_17_307 = add i38 %tmp_50_307, %tmp_51_307_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_307"/></StgValue>
</operation>

<operation id="5655" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3690  %tmp_456 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_307, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="5656" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3691  %tmp_50_308 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_456, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_308"/></StgValue>
</operation>

<operation id="5657" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3692  %tmp_51_308_cast = sext i36 %p_Val2_16_308 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_308_cast"/></StgValue>
</operation>

<operation id="5658" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3693  %p_Val2_17_308 = add i38 %tmp_50_308, %tmp_51_308_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_308"/></StgValue>
</operation>

<operation id="5659" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3700  %tmp_457 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_308, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="5660" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3701  %tmp_50_309 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_457, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_309"/></StgValue>
</operation>

<operation id="5661" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3702  %tmp_51_309_cast = sext i36 %p_Val2_16_309 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_309_cast"/></StgValue>
</operation>

<operation id="5662" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3703  %p_Val2_17_309 = add i38 %tmp_50_309, %tmp_51_309_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_309"/></StgValue>
</operation>

<operation id="5663" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3710  %tmp_458 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_309, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="5664" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3711  %tmp_50_310 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_458, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_310"/></StgValue>
</operation>

<operation id="5665" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3712  %tmp_51_310_cast = sext i36 %p_Val2_16_310 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_310_cast"/></StgValue>
</operation>

<operation id="5666" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3713  %p_Val2_17_310 = add i38 %tmp_50_310, %tmp_51_310_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_310"/></StgValue>
</operation>

<operation id="5667" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3720  %tmp_459 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_310, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="5668" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3721  %tmp_50_311 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_459, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_311"/></StgValue>
</operation>

<operation id="5669" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3722  %tmp_51_311_cast = sext i36 %p_Val2_16_311 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_311_cast"/></StgValue>
</operation>

<operation id="5670" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3723  %p_Val2_17_311 = add i38 %tmp_50_311, %tmp_51_311_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_311"/></StgValue>
</operation>

<operation id="5671" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3730  %tmp_460 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_311, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="5672" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3731  %tmp_50_312 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_460, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_312"/></StgValue>
</operation>

<operation id="5673" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3732  %tmp_51_312_cast = sext i36 %p_Val2_16_312 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_312_cast"/></StgValue>
</operation>

<operation id="5674" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3733  %p_Val2_17_312 = add i38 %tmp_50_312, %tmp_51_312_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_312"/></StgValue>
</operation>

<operation id="5675" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3740  %tmp_461 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_312, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="5676" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3741  %tmp_50_313 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_461, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_313"/></StgValue>
</operation>

<operation id="5677" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3742  %tmp_51_313_cast = sext i36 %p_Val2_16_313 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_313_cast"/></StgValue>
</operation>

<operation id="5678" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3743  %p_Val2_17_313 = add i38 %tmp_50_313, %tmp_51_313_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_313"/></StgValue>
</operation>

<operation id="5679" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3750  %tmp_462 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_313, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="5680" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3751  %tmp_50_314 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_462, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_314"/></StgValue>
</operation>

<operation id="5681" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3752  %tmp_51_314_cast = sext i36 %p_Val2_16_314 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_314_cast"/></StgValue>
</operation>

<operation id="5682" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3753  %p_Val2_17_314 = add i38 %tmp_50_314, %tmp_51_314_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_314"/></StgValue>
</operation>

<operation id="5683" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3760  %tmp_463 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_314, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="5684" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3761  %tmp_50_315 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_463, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_315"/></StgValue>
</operation>

<operation id="5685" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3762  %tmp_51_315_cast = sext i36 %p_Val2_16_315 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_315_cast"/></StgValue>
</operation>

<operation id="5686" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3763  %p_Val2_17_315 = add i38 %tmp_50_315, %tmp_51_315_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_315"/></StgValue>
</operation>

<operation id="5687" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3770  %tmp_464 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_315, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="5688" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3771  %tmp_50_316 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_464, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_316"/></StgValue>
</operation>

<operation id="5689" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3772  %tmp_51_316_cast = sext i36 %p_Val2_16_316 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_316_cast"/></StgValue>
</operation>

<operation id="5690" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3773  %p_Val2_17_316 = add i38 %tmp_50_316, %tmp_51_316_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_316"/></StgValue>
</operation>

<operation id="5691" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3780  %tmp_465 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_316, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="5692" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3781  %tmp_50_317 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_465, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_317"/></StgValue>
</operation>

<operation id="5693" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3782  %tmp_51_317_cast = sext i36 %p_Val2_16_317 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_317_cast"/></StgValue>
</operation>

<operation id="5694" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3783  %p_Val2_17_317 = add i38 %tmp_50_317, %tmp_51_317_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_317"/></StgValue>
</operation>

<operation id="5695" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3790  %tmp_466 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_317, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="5696" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3791  %tmp_50_318 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_466, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_318"/></StgValue>
</operation>

<operation id="5697" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3792  %tmp_51_318_cast = sext i36 %p_Val2_16_318 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_318_cast"/></StgValue>
</operation>

<operation id="5698" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3793  %p_Val2_17_318 = add i38 %tmp_50_318, %tmp_51_318_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_318"/></StgValue>
</operation>

<operation id="5699" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3800  %tmp_467 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_318, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="5700" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3801  %tmp_50_319 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_467, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_319"/></StgValue>
</operation>

<operation id="5701" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3802  %tmp_51_319_cast = sext i36 %p_Val2_16_319 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_319_cast"/></StgValue>
</operation>

<operation id="5702" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3803  %p_Val2_17_319 = add i38 %tmp_50_319, %tmp_51_319_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_319"/></StgValue>
</operation>

<operation id="5703" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3810  %tmp_468 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_319, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="5704" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3811  %tmp_50_320 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_468, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_320"/></StgValue>
</operation>

<operation id="5705" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3812  %tmp_51_320_cast = sext i36 %p_Val2_16_320 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_320_cast"/></StgValue>
</operation>

<operation id="5706" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3813  %p_Val2_17_320 = add i38 %tmp_50_320, %tmp_51_320_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_320"/></StgValue>
</operation>

<operation id="5707" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3820  %tmp_469 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_320, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="5708" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3821  %tmp_50_321 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_469, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_321"/></StgValue>
</operation>

<operation id="5709" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3822  %tmp_51_321_cast = sext i36 %p_Val2_16_321 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_321_cast"/></StgValue>
</operation>

<operation id="5710" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3823  %p_Val2_17_321 = add i38 %tmp_50_321, %tmp_51_321_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_321"/></StgValue>
</operation>

<operation id="5711" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3830  %tmp_470 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_321, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="5712" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3831  %tmp_50_322 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_470, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_322"/></StgValue>
</operation>

<operation id="5713" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3832  %tmp_51_322_cast = sext i36 %p_Val2_16_322 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_322_cast"/></StgValue>
</operation>

<operation id="5714" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3833  %p_Val2_17_322 = add i38 %tmp_50_322, %tmp_51_322_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_322"/></StgValue>
</operation>

<operation id="5715" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3840  %tmp_471 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_322, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="5716" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3841  %tmp_50_323 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_471, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_323"/></StgValue>
</operation>

<operation id="5717" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3842  %tmp_51_323_cast = sext i36 %p_Val2_16_323 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_323_cast"/></StgValue>
</operation>

<operation id="5718" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3843  %p_Val2_17_323 = add i38 %tmp_50_323, %tmp_51_323_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_323"/></StgValue>
</operation>

<operation id="5719" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3850  %tmp_472 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_323, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="5720" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3851  %tmp_50_324 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_472, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_324"/></StgValue>
</operation>

<operation id="5721" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3852  %tmp_51_324_cast = sext i36 %p_Val2_16_324 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_324_cast"/></StgValue>
</operation>

<operation id="5722" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3853  %p_Val2_17_324 = add i38 %tmp_50_324, %tmp_51_324_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_324"/></StgValue>
</operation>

<operation id="5723" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3860  %tmp_473 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_324, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="5724" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3861  %tmp_50_325 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_473, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_325"/></StgValue>
</operation>

<operation id="5725" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3862  %tmp_51_325_cast = sext i36 %p_Val2_16_325 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_325_cast"/></StgValue>
</operation>

<operation id="5726" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3863  %p_Val2_17_325 = add i38 %tmp_50_325, %tmp_51_325_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_325"/></StgValue>
</operation>

<operation id="5727" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3870  %tmp_474 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_325, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="5728" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3871  %tmp_50_326 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_474, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_326"/></StgValue>
</operation>

<operation id="5729" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3872  %tmp_51_326_cast = sext i36 %p_Val2_16_326 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_326_cast"/></StgValue>
</operation>

<operation id="5730" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3873  %p_Val2_17_326 = add i38 %tmp_50_326, %tmp_51_326_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_326"/></StgValue>
</operation>

<operation id="5731" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3880  %tmp_475 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_326, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="5732" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3881  %tmp_50_327 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_475, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_327"/></StgValue>
</operation>

<operation id="5733" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3882  %tmp_51_327_cast = sext i36 %p_Val2_16_327 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_327_cast"/></StgValue>
</operation>

<operation id="5734" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3883  %p_Val2_17_327 = add i38 %tmp_50_327, %tmp_51_327_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_327"/></StgValue>
</operation>

<operation id="5735" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3890  %tmp_476 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_327, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="5736" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3891  %tmp_50_328 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_476, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_328"/></StgValue>
</operation>

<operation id="5737" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3892  %tmp_51_328_cast = sext i36 %p_Val2_16_328 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_328_cast"/></StgValue>
</operation>

<operation id="5738" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3893  %p_Val2_17_328 = add i38 %tmp_50_328, %tmp_51_328_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_328"/></StgValue>
</operation>

<operation id="5739" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3900  %tmp_477 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_328, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="5740" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3901  %tmp_50_329 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_477, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_329"/></StgValue>
</operation>

<operation id="5741" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3902  %tmp_51_329_cast = sext i36 %p_Val2_16_329 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_329_cast"/></StgValue>
</operation>

<operation id="5742" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3903  %p_Val2_17_329 = add i38 %tmp_50_329, %tmp_51_329_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_329"/></StgValue>
</operation>

<operation id="5743" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3910  %tmp_478 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_329, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="5744" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3911  %tmp_50_330 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_478, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_330"/></StgValue>
</operation>

<operation id="5745" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3912  %tmp_51_330_cast = sext i36 %p_Val2_16_330 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_330_cast"/></StgValue>
</operation>

<operation id="5746" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3913  %p_Val2_17_330 = add i38 %tmp_50_330, %tmp_51_330_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_330"/></StgValue>
</operation>

<operation id="5747" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3920  %tmp_479 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_330, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="5748" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3921  %tmp_50_331 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_479, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_331"/></StgValue>
</operation>

<operation id="5749" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3922  %tmp_51_331_cast = sext i36 %p_Val2_16_331 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_331_cast"/></StgValue>
</operation>

<operation id="5750" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3923  %p_Val2_17_331 = add i38 %tmp_50_331, %tmp_51_331_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_331"/></StgValue>
</operation>

<operation id="5751" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3930  %tmp_480 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_331, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="5752" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3931  %tmp_50_332 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_480, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_332"/></StgValue>
</operation>

<operation id="5753" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3932  %tmp_51_332_cast = sext i36 %p_Val2_16_332 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_332_cast"/></StgValue>
</operation>

<operation id="5754" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3933  %p_Val2_17_332 = add i38 %tmp_50_332, %tmp_51_332_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_332"/></StgValue>
</operation>

<operation id="5755" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3940  %tmp_481 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_332, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="5756" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3941  %tmp_50_333 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_481, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_333"/></StgValue>
</operation>

<operation id="5757" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3942  %tmp_51_333_cast = sext i36 %p_Val2_16_333 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_333_cast"/></StgValue>
</operation>

<operation id="5758" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3943  %p_Val2_17_333 = add i38 %tmp_50_333, %tmp_51_333_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_333"/></StgValue>
</operation>

<operation id="5759" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3950  %tmp_482 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_333, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="5760" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3951  %tmp_50_334 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_482, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_334"/></StgValue>
</operation>

<operation id="5761" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3952  %tmp_51_334_cast = sext i36 %p_Val2_16_334 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_334_cast"/></StgValue>
</operation>

<operation id="5762" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3953  %p_Val2_17_334 = add i38 %tmp_50_334, %tmp_51_334_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_334"/></StgValue>
</operation>

<operation id="5763" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3960  %tmp_483 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_334, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="5764" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3961  %tmp_50_335 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_483, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_335"/></StgValue>
</operation>

<operation id="5765" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3962  %tmp_51_335_cast = sext i36 %p_Val2_16_335 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_335_cast"/></StgValue>
</operation>

<operation id="5766" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3963  %p_Val2_17_335 = add i38 %tmp_50_335, %tmp_51_335_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_335"/></StgValue>
</operation>

<operation id="5767" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3970  %tmp_484 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_335, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="5768" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3971  %tmp_50_336 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_484, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_336"/></StgValue>
</operation>

<operation id="5769" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3972  %tmp_51_336_cast = sext i36 %p_Val2_16_336 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_336_cast"/></StgValue>
</operation>

<operation id="5770" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3973  %p_Val2_17_336 = add i38 %tmp_50_336, %tmp_51_336_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_336"/></StgValue>
</operation>

<operation id="5771" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3980  %tmp_485 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_336, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="5772" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3981  %tmp_50_337 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_485, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_337"/></StgValue>
</operation>

<operation id="5773" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3982  %tmp_51_337_cast = sext i36 %p_Val2_16_337 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_337_cast"/></StgValue>
</operation>

<operation id="5774" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3983  %p_Val2_17_337 = add i38 %tmp_50_337, %tmp_51_337_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_337"/></StgValue>
</operation>

<operation id="5775" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:3990  %tmp_486 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_337, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="5776" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:3991  %tmp_50_338 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_486, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_338"/></StgValue>
</operation>

<operation id="5777" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:3992  %tmp_51_338_cast = sext i36 %p_Val2_16_338 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_338_cast"/></StgValue>
</operation>

<operation id="5778" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:3993  %p_Val2_17_338 = add i38 %tmp_50_338, %tmp_51_338_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_338"/></StgValue>
</operation>

<operation id="5779" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4000  %tmp_487 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_338, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="5780" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4001  %tmp_50_339 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_487, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_339"/></StgValue>
</operation>

<operation id="5781" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4002  %tmp_51_339_cast = sext i36 %p_Val2_16_339 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_339_cast"/></StgValue>
</operation>

<operation id="5782" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4003  %p_Val2_17_339 = add i38 %tmp_50_339, %tmp_51_339_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_339"/></StgValue>
</operation>

<operation id="5783" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4010  %tmp_488 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_339, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="5784" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4011  %tmp_50_340 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_488, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_340"/></StgValue>
</operation>

<operation id="5785" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4012  %tmp_51_340_cast = sext i36 %p_Val2_16_340 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_340_cast"/></StgValue>
</operation>

<operation id="5786" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4013  %p_Val2_17_340 = add i38 %tmp_50_340, %tmp_51_340_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_340"/></StgValue>
</operation>

<operation id="5787" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4020  %tmp_489 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_340, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="5788" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4021  %tmp_50_341 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_489, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_341"/></StgValue>
</operation>

<operation id="5789" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4022  %tmp_51_341_cast = sext i36 %p_Val2_16_341 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_341_cast"/></StgValue>
</operation>

<operation id="5790" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4023  %p_Val2_17_341 = add i38 %tmp_50_341, %tmp_51_341_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_341"/></StgValue>
</operation>

<operation id="5791" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4030  %tmp_490 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_341, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="5792" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4031  %tmp_50_342 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_490, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_342"/></StgValue>
</operation>

<operation id="5793" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4032  %tmp_51_342_cast = sext i36 %p_Val2_16_342 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_342_cast"/></StgValue>
</operation>

<operation id="5794" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4033  %p_Val2_17_342 = add i38 %tmp_50_342, %tmp_51_342_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_342"/></StgValue>
</operation>

<operation id="5795" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4040  %tmp_491 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_342, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="5796" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4041  %tmp_50_343 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_491, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_343"/></StgValue>
</operation>

<operation id="5797" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4042  %tmp_51_343_cast = sext i36 %p_Val2_16_343 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_343_cast"/></StgValue>
</operation>

<operation id="5798" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4043  %p_Val2_17_343 = add i38 %tmp_50_343, %tmp_51_343_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_343"/></StgValue>
</operation>

<operation id="5799" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4050  %tmp_492 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_343, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="5800" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4051  %tmp_50_344 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_492, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_344"/></StgValue>
</operation>

<operation id="5801" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4052  %tmp_51_344_cast = sext i36 %p_Val2_16_344 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_344_cast"/></StgValue>
</operation>

<operation id="5802" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4053  %p_Val2_17_344 = add i38 %tmp_50_344, %tmp_51_344_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_344"/></StgValue>
</operation>

<operation id="5803" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4060  %tmp_493 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_344, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="5804" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4061  %tmp_50_345 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_493, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_345"/></StgValue>
</operation>

<operation id="5805" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4062  %tmp_51_345_cast = sext i36 %p_Val2_16_345 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_345_cast"/></StgValue>
</operation>

<operation id="5806" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4063  %p_Val2_17_345 = add i38 %tmp_50_345, %tmp_51_345_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_345"/></StgValue>
</operation>

<operation id="5807" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4070  %tmp_494 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_345, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="5808" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4071  %tmp_50_346 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_494, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_346"/></StgValue>
</operation>

<operation id="5809" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4072  %tmp_51_346_cast = sext i36 %p_Val2_16_346 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_346_cast"/></StgValue>
</operation>

<operation id="5810" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4073  %p_Val2_17_346 = add i38 %tmp_50_346, %tmp_51_346_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_346"/></StgValue>
</operation>

<operation id="5811" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4080  %tmp_495 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_346, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="5812" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4081  %tmp_50_347 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_495, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_347"/></StgValue>
</operation>

<operation id="5813" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4082  %tmp_51_347_cast = sext i36 %p_Val2_16_347 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_347_cast"/></StgValue>
</operation>

<operation id="5814" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4083  %p_Val2_17_347 = add i38 %tmp_50_347, %tmp_51_347_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_347"/></StgValue>
</operation>

<operation id="5815" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4090  %tmp_496 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_347, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="5816" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4091  %tmp_50_348 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_496, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_348"/></StgValue>
</operation>

<operation id="5817" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4092  %tmp_51_348_cast = sext i36 %p_Val2_16_348 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_348_cast"/></StgValue>
</operation>

<operation id="5818" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4093  %p_Val2_17_348 = add i38 %tmp_50_348, %tmp_51_348_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_348"/></StgValue>
</operation>

<operation id="5819" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4100  %tmp_497 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_348, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="5820" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4101  %tmp_50_349 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_497, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_349"/></StgValue>
</operation>

<operation id="5821" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4102  %tmp_51_349_cast = sext i36 %p_Val2_16_349 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_349_cast"/></StgValue>
</operation>

<operation id="5822" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4103  %p_Val2_17_349 = add i38 %tmp_50_349, %tmp_51_349_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_349"/></StgValue>
</operation>

<operation id="5823" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4110  %tmp_498 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_349, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="5824" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4111  %tmp_50_350 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_498, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_350"/></StgValue>
</operation>

<operation id="5825" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4112  %tmp_51_350_cast = sext i36 %p_Val2_16_350 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_350_cast"/></StgValue>
</operation>

<operation id="5826" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4113  %p_Val2_17_350 = add i38 %tmp_50_350, %tmp_51_350_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_350"/></StgValue>
</operation>

<operation id="5827" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4120  %tmp_499 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_350, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="5828" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4121  %tmp_50_351 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_499, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_351"/></StgValue>
</operation>

<operation id="5829" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4122  %tmp_51_351_cast = sext i36 %p_Val2_16_351 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_351_cast"/></StgValue>
</operation>

<operation id="5830" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4123  %p_Val2_17_351 = add i38 %tmp_50_351, %tmp_51_351_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_351"/></StgValue>
</operation>

<operation id="5831" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4130  %tmp_500 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_351, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="5832" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4131  %tmp_50_352 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_500, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_352"/></StgValue>
</operation>

<operation id="5833" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4132  %tmp_51_352_cast = sext i36 %p_Val2_16_352 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_352_cast"/></StgValue>
</operation>

<operation id="5834" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4133  %p_Val2_17_352 = add i38 %tmp_50_352, %tmp_51_352_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_352"/></StgValue>
</operation>

<operation id="5835" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4140  %tmp_501 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_352, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="5836" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4141  %tmp_50_353 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_501, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_353"/></StgValue>
</operation>

<operation id="5837" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4142  %tmp_51_353_cast = sext i36 %p_Val2_16_353 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_353_cast"/></StgValue>
</operation>

<operation id="5838" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4143  %p_Val2_17_353 = add i38 %tmp_50_353, %tmp_51_353_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_353"/></StgValue>
</operation>

<operation id="5839" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4150  %tmp_502 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_353, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="5840" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4151  %tmp_50_354 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_502, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_354"/></StgValue>
</operation>

<operation id="5841" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4152  %tmp_51_354_cast = sext i36 %p_Val2_16_354 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_354_cast"/></StgValue>
</operation>

<operation id="5842" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4153  %p_Val2_17_354 = add i38 %tmp_50_354, %tmp_51_354_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_354"/></StgValue>
</operation>

<operation id="5843" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4160  %tmp_503 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_354, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="5844" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4161  %tmp_50_355 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_503, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_355"/></StgValue>
</operation>

<operation id="5845" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4162  %tmp_51_355_cast = sext i36 %p_Val2_16_355 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_355_cast"/></StgValue>
</operation>

<operation id="5846" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4163  %p_Val2_17_355 = add i38 %tmp_50_355, %tmp_51_355_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_355"/></StgValue>
</operation>

<operation id="5847" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4170  %tmp_504 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_355, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="5848" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4171  %tmp_50_356 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_504, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_356"/></StgValue>
</operation>

<operation id="5849" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4172  %tmp_51_356_cast = sext i36 %p_Val2_16_356 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_356_cast"/></StgValue>
</operation>

<operation id="5850" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4173  %p_Val2_17_356 = add i38 %tmp_50_356, %tmp_51_356_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_356"/></StgValue>
</operation>

<operation id="5851" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4180  %tmp_505 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_356, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="5852" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4181  %tmp_50_357 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_505, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_357"/></StgValue>
</operation>

<operation id="5853" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4182  %tmp_51_357_cast = sext i36 %p_Val2_16_357 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_357_cast"/></StgValue>
</operation>

<operation id="5854" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4183  %p_Val2_17_357 = add i38 %tmp_50_357, %tmp_51_357_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_357"/></StgValue>
</operation>

<operation id="5855" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4190  %tmp_506 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_357, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="5856" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4191  %tmp_50_358 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_506, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_358"/></StgValue>
</operation>

<operation id="5857" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4192  %tmp_51_358_cast = sext i36 %p_Val2_16_358 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_358_cast"/></StgValue>
</operation>

<operation id="5858" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4193  %p_Val2_17_358 = add i38 %tmp_50_358, %tmp_51_358_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_358"/></StgValue>
</operation>

<operation id="5859" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4200  %tmp_507 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_358, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="5860" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4201  %tmp_50_359 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_507, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_359"/></StgValue>
</operation>

<operation id="5861" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4202  %tmp_51_359_cast = sext i36 %p_Val2_16_359 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_359_cast"/></StgValue>
</operation>

<operation id="5862" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4203  %p_Val2_17_359 = add i38 %tmp_50_359, %tmp_51_359_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_359"/></StgValue>
</operation>

<operation id="5863" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4210  %tmp_508 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_359, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="5864" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4211  %tmp_50_360 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_508, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_360"/></StgValue>
</operation>

<operation id="5865" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4212  %tmp_51_360_cast = sext i36 %p_Val2_16_360 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_360_cast"/></StgValue>
</operation>

<operation id="5866" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4213  %p_Val2_17_360 = add i38 %tmp_50_360, %tmp_51_360_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_360"/></StgValue>
</operation>

<operation id="5867" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4220  %tmp_509 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_360, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="5868" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4221  %tmp_50_361 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_509, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_361"/></StgValue>
</operation>

<operation id="5869" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4222  %tmp_51_361_cast = sext i36 %p_Val2_16_361 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_361_cast"/></StgValue>
</operation>

<operation id="5870" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4223  %p_Val2_17_361 = add i38 %tmp_50_361, %tmp_51_361_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_361"/></StgValue>
</operation>

<operation id="5871" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4230  %tmp_510 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_361, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="5872" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4231  %tmp_50_362 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_510, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_362"/></StgValue>
</operation>

<operation id="5873" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4232  %tmp_51_362_cast = sext i36 %p_Val2_16_362 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_362_cast"/></StgValue>
</operation>

<operation id="5874" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4233  %p_Val2_17_362 = add i38 %tmp_50_362, %tmp_51_362_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_362"/></StgValue>
</operation>

<operation id="5875" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4240  %tmp_511 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_362, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="5876" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4241  %tmp_50_363 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_511, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_363"/></StgValue>
</operation>

<operation id="5877" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4242  %tmp_51_363_cast = sext i36 %p_Val2_16_363 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_363_cast"/></StgValue>
</operation>

<operation id="5878" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4243  %p_Val2_17_363 = add i38 %tmp_50_363, %tmp_51_363_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_363"/></StgValue>
</operation>

<operation id="5879" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4250  %tmp_512 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_363, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="5880" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4251  %tmp_50_364 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_512, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_364"/></StgValue>
</operation>

<operation id="5881" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4252  %tmp_51_364_cast = sext i36 %p_Val2_16_364 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_364_cast"/></StgValue>
</operation>

<operation id="5882" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4253  %p_Val2_17_364 = add i38 %tmp_50_364, %tmp_51_364_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_364"/></StgValue>
</operation>

<operation id="5883" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4260  %tmp_513 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_364, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="5884" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4261  %tmp_50_365 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_513, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_365"/></StgValue>
</operation>

<operation id="5885" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4262  %tmp_51_365_cast = sext i36 %p_Val2_16_365 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_365_cast"/></StgValue>
</operation>

<operation id="5886" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4263  %p_Val2_17_365 = add i38 %tmp_50_365, %tmp_51_365_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_365"/></StgValue>
</operation>

<operation id="5887" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4270  %tmp_514 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_365, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="5888" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4271  %tmp_50_366 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_514, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_366"/></StgValue>
</operation>

<operation id="5889" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4272  %tmp_51_366_cast = sext i36 %p_Val2_16_366 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_366_cast"/></StgValue>
</operation>

<operation id="5890" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4273  %p_Val2_17_366 = add i38 %tmp_50_366, %tmp_51_366_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_366"/></StgValue>
</operation>

<operation id="5891" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4280  %tmp_515 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_366, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="5892" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4281  %tmp_50_367 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_515, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_367"/></StgValue>
</operation>

<operation id="5893" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4282  %tmp_51_367_cast = sext i36 %p_Val2_16_367 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_367_cast"/></StgValue>
</operation>

<operation id="5894" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4283  %p_Val2_17_367 = add i38 %tmp_50_367, %tmp_51_367_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_367"/></StgValue>
</operation>

<operation id="5895" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4290  %tmp_516 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_367, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="5896" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4291  %tmp_50_368 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_516, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_368"/></StgValue>
</operation>

<operation id="5897" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4292  %tmp_51_368_cast = sext i36 %p_Val2_16_368 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_368_cast"/></StgValue>
</operation>

<operation id="5898" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4293  %p_Val2_17_368 = add i38 %tmp_50_368, %tmp_51_368_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_368"/></StgValue>
</operation>

<operation id="5899" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4300  %tmp_517 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_368, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="5900" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4301  %tmp_50_369 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_517, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_369"/></StgValue>
</operation>

<operation id="5901" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4302  %tmp_51_369_cast = sext i36 %p_Val2_16_369 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_369_cast"/></StgValue>
</operation>

<operation id="5902" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4303  %p_Val2_17_369 = add i38 %tmp_50_369, %tmp_51_369_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_369"/></StgValue>
</operation>

<operation id="5903" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4310  %tmp_518 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_369, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="5904" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4311  %tmp_50_370 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_518, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_370"/></StgValue>
</operation>

<operation id="5905" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4312  %tmp_51_370_cast = sext i36 %p_Val2_16_370 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_370_cast"/></StgValue>
</operation>

<operation id="5906" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4313  %p_Val2_17_370 = add i38 %tmp_50_370, %tmp_51_370_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_370"/></StgValue>
</operation>

<operation id="5907" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4320  %tmp_519 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_370, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="5908" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4321  %tmp_50_371 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_519, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_371"/></StgValue>
</operation>

<operation id="5909" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4322  %tmp_51_371_cast = sext i36 %p_Val2_16_371 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_371_cast"/></StgValue>
</operation>

<operation id="5910" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4323  %p_Val2_17_371 = add i38 %tmp_50_371, %tmp_51_371_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_371"/></StgValue>
</operation>

<operation id="5911" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4330  %tmp_520 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_371, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="5912" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4331  %tmp_50_372 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_520, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_372"/></StgValue>
</operation>

<operation id="5913" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4332  %tmp_51_372_cast = sext i36 %p_Val2_16_372 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_372_cast"/></StgValue>
</operation>

<operation id="5914" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4333  %p_Val2_17_372 = add i38 %tmp_50_372, %tmp_51_372_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_372"/></StgValue>
</operation>

<operation id="5915" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4340  %tmp_521 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_372, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="5916" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4341  %tmp_50_373 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_521, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_373"/></StgValue>
</operation>

<operation id="5917" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4342  %tmp_51_373_cast = sext i36 %p_Val2_16_373 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_373_cast"/></StgValue>
</operation>

<operation id="5918" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4343  %p_Val2_17_373 = add i38 %tmp_50_373, %tmp_51_373_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_373"/></StgValue>
</operation>

<operation id="5919" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4350  %tmp_522 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_373, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="5920" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4351  %tmp_50_374 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_522, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_374"/></StgValue>
</operation>

<operation id="5921" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4352  %tmp_51_374_cast = sext i36 %p_Val2_16_374 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_374_cast"/></StgValue>
</operation>

<operation id="5922" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4353  %p_Val2_17_374 = add i38 %tmp_50_374, %tmp_51_374_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_374"/></StgValue>
</operation>

<operation id="5923" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4360  %tmp_523 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_374, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="5924" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4361  %tmp_50_375 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_523, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_375"/></StgValue>
</operation>

<operation id="5925" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4362  %tmp_51_375_cast = sext i36 %p_Val2_16_375 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_375_cast"/></StgValue>
</operation>

<operation id="5926" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4363  %p_Val2_17_375 = add i38 %tmp_50_375, %tmp_51_375_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_375"/></StgValue>
</operation>

<operation id="5927" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4370  %tmp_524 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_375, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="5928" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4371  %tmp_50_376 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_524, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_376"/></StgValue>
</operation>

<operation id="5929" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4372  %tmp_51_376_cast = sext i36 %p_Val2_16_376 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_376_cast"/></StgValue>
</operation>

<operation id="5930" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4373  %p_Val2_17_376 = add i38 %tmp_50_376, %tmp_51_376_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_376"/></StgValue>
</operation>

<operation id="5931" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4380  %tmp_525 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_376, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="5932" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4381  %tmp_50_377 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_525, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_377"/></StgValue>
</operation>

<operation id="5933" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4382  %tmp_51_377_cast = sext i36 %p_Val2_16_377 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_377_cast"/></StgValue>
</operation>

<operation id="5934" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4383  %p_Val2_17_377 = add i38 %tmp_50_377, %tmp_51_377_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_377"/></StgValue>
</operation>

<operation id="5935" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4390  %tmp_526 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_377, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="5936" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4391  %tmp_50_378 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_526, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_378"/></StgValue>
</operation>

<operation id="5937" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4392  %tmp_51_378_cast = sext i36 %p_Val2_16_378 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_378_cast"/></StgValue>
</operation>

<operation id="5938" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4393  %p_Val2_17_378 = add i38 %tmp_50_378, %tmp_51_378_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_378"/></StgValue>
</operation>

<operation id="5939" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4400  %tmp_527 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_378, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="5940" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4401  %tmp_50_379 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_527, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_379"/></StgValue>
</operation>

<operation id="5941" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4402  %tmp_51_379_cast = sext i36 %p_Val2_16_379 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_379_cast"/></StgValue>
</operation>

<operation id="5942" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4403  %p_Val2_17_379 = add i38 %tmp_50_379, %tmp_51_379_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_379"/></StgValue>
</operation>

<operation id="5943" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4410  %tmp_528 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_379, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="5944" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4411  %tmp_50_380 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_528, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_380"/></StgValue>
</operation>

<operation id="5945" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4412  %tmp_51_380_cast = sext i36 %p_Val2_16_380 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_380_cast"/></StgValue>
</operation>

<operation id="5946" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4413  %p_Val2_17_380 = add i38 %tmp_50_380, %tmp_51_380_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_380"/></StgValue>
</operation>

<operation id="5947" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4420  %tmp_529 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_380, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="5948" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4421  %tmp_50_381 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_529, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_381"/></StgValue>
</operation>

<operation id="5949" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4422  %tmp_51_381_cast = sext i36 %p_Val2_16_381 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_381_cast"/></StgValue>
</operation>

<operation id="5950" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4423  %p_Val2_17_381 = add i38 %tmp_50_381, %tmp_51_381_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_381"/></StgValue>
</operation>

<operation id="5951" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4430  %tmp_530 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_381, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="5952" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4431  %tmp_50_382 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_530, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_382"/></StgValue>
</operation>

<operation id="5953" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4432  %tmp_51_382_cast = sext i36 %p_Val2_16_382 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_382_cast"/></StgValue>
</operation>

<operation id="5954" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4433  %p_Val2_17_382 = add i38 %tmp_50_382, %tmp_51_382_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_382"/></StgValue>
</operation>

<operation id="5955" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4440  %tmp_531 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_382, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="5956" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4441  %tmp_50_383 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_531, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_383"/></StgValue>
</operation>

<operation id="5957" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4442  %tmp_51_383_cast = sext i36 %p_Val2_16_383 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_383_cast"/></StgValue>
</operation>

<operation id="5958" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4443  %p_Val2_17_383 = add i38 %tmp_50_383, %tmp_51_383_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_383"/></StgValue>
</operation>

<operation id="5959" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4450  %tmp_532 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_383, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="5960" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4451  %tmp_50_384 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_532, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_384"/></StgValue>
</operation>

<operation id="5961" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4452  %tmp_51_384_cast = sext i36 %p_Val2_16_384 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_384_cast"/></StgValue>
</operation>

<operation id="5962" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4453  %p_Val2_17_384 = add i38 %tmp_50_384, %tmp_51_384_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_384"/></StgValue>
</operation>

<operation id="5963" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4460  %tmp_533 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_384, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="5964" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4461  %tmp_50_385 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_533, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_385"/></StgValue>
</operation>

<operation id="5965" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4462  %tmp_51_385_cast = sext i36 %p_Val2_16_385 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_385_cast"/></StgValue>
</operation>

<operation id="5966" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4463  %p_Val2_17_385 = add i38 %tmp_50_385, %tmp_51_385_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_385"/></StgValue>
</operation>

<operation id="5967" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4470  %tmp_534 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_385, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="5968" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4471  %tmp_50_386 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_534, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_386"/></StgValue>
</operation>

<operation id="5969" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4472  %tmp_51_386_cast = sext i36 %p_Val2_16_386 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_386_cast"/></StgValue>
</operation>

<operation id="5970" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4473  %p_Val2_17_386 = add i38 %tmp_50_386, %tmp_51_386_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_386"/></StgValue>
</operation>

<operation id="5971" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4480  %tmp_535 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_386, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="5972" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4481  %tmp_50_387 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_535, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_387"/></StgValue>
</operation>

<operation id="5973" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4482  %tmp_51_387_cast = sext i36 %p_Val2_16_387 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_387_cast"/></StgValue>
</operation>

<operation id="5974" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4483  %p_Val2_17_387 = add i38 %tmp_50_387, %tmp_51_387_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_387"/></StgValue>
</operation>

<operation id="5975" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4490  %tmp_536 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_387, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="5976" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4491  %tmp_50_388 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_536, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_388"/></StgValue>
</operation>

<operation id="5977" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4492  %tmp_51_388_cast = sext i36 %p_Val2_16_388 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_388_cast"/></StgValue>
</operation>

<operation id="5978" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4493  %p_Val2_17_388 = add i38 %tmp_50_388, %tmp_51_388_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_388"/></StgValue>
</operation>

<operation id="5979" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4500  %tmp_537 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_388, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="5980" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4501  %tmp_50_389 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_537, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_389"/></StgValue>
</operation>

<operation id="5981" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4502  %tmp_51_389_cast = sext i36 %p_Val2_16_389 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_389_cast"/></StgValue>
</operation>

<operation id="5982" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4503  %p_Val2_17_389 = add i38 %tmp_50_389, %tmp_51_389_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_389"/></StgValue>
</operation>

<operation id="5983" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4510  %tmp_538 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_389, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="5984" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4511  %tmp_50_390 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_538, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_390"/></StgValue>
</operation>

<operation id="5985" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4512  %tmp_51_390_cast = sext i36 %p_Val2_16_390 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_390_cast"/></StgValue>
</operation>

<operation id="5986" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4513  %p_Val2_17_390 = add i38 %tmp_50_390, %tmp_51_390_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_390"/></StgValue>
</operation>

<operation id="5987" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4520  %tmp_539 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_390, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="5988" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4521  %tmp_50_391 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_539, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_391"/></StgValue>
</operation>

<operation id="5989" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4522  %tmp_51_391_cast = sext i36 %p_Val2_16_391 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_391_cast"/></StgValue>
</operation>

<operation id="5990" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4523  %p_Val2_17_391 = add i38 %tmp_50_391, %tmp_51_391_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_391"/></StgValue>
</operation>

<operation id="5991" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4530  %tmp_540 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_391, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="5992" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4531  %tmp_50_392 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_540, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_392"/></StgValue>
</operation>

<operation id="5993" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4532  %tmp_51_392_cast = sext i36 %p_Val2_16_392 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_392_cast"/></StgValue>
</operation>

<operation id="5994" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4533  %p_Val2_17_392 = add i38 %tmp_50_392, %tmp_51_392_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_392"/></StgValue>
</operation>

<operation id="5995" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4540  %tmp_541 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_392, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="5996" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4541  %tmp_50_393 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_541, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_393"/></StgValue>
</operation>

<operation id="5997" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4542  %tmp_51_393_cast = sext i36 %p_Val2_16_393 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_393_cast"/></StgValue>
</operation>

<operation id="5998" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4543  %p_Val2_17_393 = add i38 %tmp_50_393, %tmp_51_393_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_393"/></StgValue>
</operation>

<operation id="5999" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4550  %tmp_542 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_393, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="6000" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4551  %tmp_50_394 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_542, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_394"/></StgValue>
</operation>

<operation id="6001" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4552  %tmp_51_394_cast = sext i36 %p_Val2_16_394 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_394_cast"/></StgValue>
</operation>

<operation id="6002" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4553  %p_Val2_17_394 = add i38 %tmp_50_394, %tmp_51_394_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_394"/></StgValue>
</operation>

<operation id="6003" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4560  %tmp_543 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_394, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="6004" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4561  %tmp_50_395 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_543, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_395"/></StgValue>
</operation>

<operation id="6005" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4562  %tmp_51_395_cast = sext i36 %p_Val2_16_395 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_395_cast"/></StgValue>
</operation>

<operation id="6006" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4563  %p_Val2_17_395 = add i38 %tmp_50_395, %tmp_51_395_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_395"/></StgValue>
</operation>

<operation id="6007" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4570  %tmp_544 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_395, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="6008" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4571  %tmp_50_396 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_544, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_396"/></StgValue>
</operation>

<operation id="6009" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4572  %tmp_51_396_cast = sext i36 %p_Val2_16_396 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_396_cast"/></StgValue>
</operation>

<operation id="6010" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4573  %p_Val2_17_396 = add i38 %tmp_50_396, %tmp_51_396_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_396"/></StgValue>
</operation>

<operation id="6011" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4580  %tmp_545 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_396, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="6012" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4581  %tmp_50_397 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_545, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_397"/></StgValue>
</operation>

<operation id="6013" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4582  %tmp_51_397_cast = sext i36 %p_Val2_16_397 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_397_cast"/></StgValue>
</operation>

<operation id="6014" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4583  %p_Val2_17_397 = add i38 %tmp_50_397, %tmp_51_397_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_397"/></StgValue>
</operation>

<operation id="6015" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4590  %tmp_546 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_397, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="6016" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4591  %tmp_50_398 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_546, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_398"/></StgValue>
</operation>

<operation id="6017" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4592  %tmp_51_398_cast = sext i36 %p_Val2_16_398 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_398_cast"/></StgValue>
</operation>

<operation id="6018" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4593  %p_Val2_17_398 = add i38 %tmp_50_398, %tmp_51_398_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_398"/></StgValue>
</operation>

<operation id="6019" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4600  %tmp_547 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_398, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="6020" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
._crit_edge.0:4601  %tmp_50_399 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_547, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_50_399"/></StgValue>
</operation>

<operation id="6021" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge.0:4602  %tmp_51_399_cast = sext i36 %p_Val2_16_399 to i38

]]></Node>
<StgValue><ssdm name="tmp_51_399_cast"/></StgValue>
</operation>

<operation id="6022" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:4603  %p_Val2_17_399 = add i38 %tmp_50_399, %tmp_51_399_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_399"/></StgValue>
</operation>

<operation id="6023" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:4604  %acc_V_s = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %p_Val2_17_399, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="acc_V_s"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="6024" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6025" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="6026" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 51, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6027" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0:5  %tmp_s = zext i5 %m1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="6028" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:595  %result_V_addr = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="result_V_addr"/></StgValue>
</operation>

<operation id="6029" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
._crit_edge.0:4605  store i18 %acc_V_s, i18* %result_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6030" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0:4606  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str5, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6031" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:4609  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="6032" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
