
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -182.38

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.16    0.95    1.39 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.63    1.63   library removal time
                                  1.63   data required time
-----------------------------------------------------------------------------
                                  1.63   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.32    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.07    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.21    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.16    0.95    1.39 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.39   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.22    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.24    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.21    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.54    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.54    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   55.76    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.65    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.97    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   28.71    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.01    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   25.99    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   27.80    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   31.98    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.69    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.80    0.02    0.01    0.63 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.63 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.60    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   25.80    0.13    0.16    0.85 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.86 ^ _20600_/A (MUX2_X1)
     7   17.35    0.04    0.09    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   21.29    0.05    0.08    1.03 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.03 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.05 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.05 v _30197_/B (FA_X1)
     1    4.24    0.02    0.13    1.18 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.18 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    3.94    0.02    0.13    1.40 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.40 ^ _30207_/A (FA_X1)
     1    4.56    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    3.89    0.02    0.12    1.62 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.62 ^ _30212_/A (FA_X1)
     1    2.11    0.02    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.71 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.73 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.73 ^ _30538_/A (HA_X1)
     1    1.16    0.02    0.04    1.77 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.77 ^ _23588_/A (BUF_X1)
     5    8.74    0.02    0.04    1.81 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.81 ^ _23632_/A2 (NAND3_X1)
     1    1.76    0.02    0.02    1.84 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.84 v _23633_/A3 (NOR3_X1)
     2    4.53    0.05    0.07    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   11.63    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    3.91    0.03    0.04    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.87    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.02    0.02    0.03    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    6.08    0.07    0.12    2.31 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.31 ^ _23925_/B1 (AOI21_X1)
     4   11.15    0.03    0.05    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   17.20    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _24290_/A (MUX2_X1)
     1    1.29    0.01    0.06    2.49 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.16    0.95    1.39 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.39   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[847]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.22    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.24    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.21    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.54    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.54    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   55.76    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.65    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.97    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   28.71    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.01    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   25.99    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   27.80    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   31.98    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.69    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.80    0.02    0.01    0.63 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.63 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.60    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   25.80    0.13    0.16    0.85 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.86 ^ _20600_/A (MUX2_X1)
     7   17.35    0.04    0.09    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   21.29    0.05    0.08    1.03 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.03 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.05 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.05 v _30197_/B (FA_X1)
     1    4.24    0.02    0.13    1.18 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.18 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    3.94    0.02    0.13    1.40 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.40 ^ _30207_/A (FA_X1)
     1    4.56    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    3.89    0.02    0.12    1.62 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.62 ^ _30212_/A (FA_X1)
     1    2.11    0.02    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.71 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.73 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.73 ^ _30538_/A (HA_X1)
     1    1.16    0.02    0.04    1.77 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.77 ^ _23588_/A (BUF_X1)
     5    8.74    0.02    0.04    1.81 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.81 ^ _23632_/A2 (NAND3_X1)
     1    1.76    0.02    0.02    1.84 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.84 v _23633_/A3 (NOR3_X1)
     2    4.53    0.05    0.07    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   11.63    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    3.91    0.03    0.04    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.87    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.02    0.02    0.03    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    6.08    0.07    0.12    2.31 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.31 ^ _23925_/B1 (AOI21_X1)
     4   11.15    0.03    0.05    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   17.20    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _24290_/A (MUX2_X1)
     1    1.29    0.01    0.06    2.49 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   47.76  -22.43 (VIOLATED)
_22176_/ZN                             23.23   38.37  -15.13 (VIOLATED)
_18417_/ZN                             26.02   40.14  -14.13 (VIOLATED)
_22284_/ZN                             23.23   37.21  -13.98 (VIOLATED)
_27512_/ZN                             23.23   37.19  -13.95 (VIOLATED)
_20440_/ZN                             10.47   24.23  -13.76 (VIOLATED)
_22344_/ZN                             23.23   35.56  -12.32 (VIOLATED)
_22217_/ZN                             23.23   34.75  -11.52 (VIOLATED)
_19183_/ZN                             26.70   37.95  -11.24 (VIOLATED)
_22133_/ZN                             23.23   34.30  -11.07 (VIOLATED)
_19731_/ZN                             26.02   37.02  -11.00 (VIOLATED)
_24776_/ZN                             16.02   27.00  -10.98 (VIOLATED)
_19370_/ZN                             26.02   36.84  -10.83 (VIOLATED)
_19553_/ZN                             26.02   36.81  -10.80 (VIOLATED)
_20328_/ZN                             16.02   26.62  -10.60 (VIOLATED)
_27504_/ZN                             23.23   33.57  -10.34 (VIOLATED)
_22073_/ZN                             23.23   33.57  -10.34 (VIOLATED)
_18215_/ZN                             26.02   36.20  -10.19 (VIOLATED)
_18977_/ZN                             26.02   36.09  -10.07 (VIOLATED)
_27522_/ZN                             23.23   33.13   -9.90 (VIOLATED)
_20318_/Z                              25.33   34.42   -9.09 (VIOLATED)
_22089_/ZN                             23.23   31.53   -8.29 (VIOLATED)
_18225_/ZN                             26.02   34.18   -8.16 (VIOLATED)
_18603_/ZN                             26.02   33.40   -7.38 (VIOLATED)
_19924_/ZN                             25.33   32.66   -7.33 (VIOLATED)
_22911_/ZN                             10.47   17.71   -7.24 (VIOLATED)
_20319_/Z                              25.33   32.53   -7.20 (VIOLATED)
_25831_/ZN                             10.47   17.60   -7.13 (VIOLATED)
_18429_/ZN                             26.02   32.23   -6.22 (VIOLATED)
_18055_/ZN                             28.99   34.89   -5.90 (VIOLATED)
_22052_/ZN                             23.23   29.08   -5.85 (VIOLATED)
_18028_/ZN                             26.02   31.50   -5.48 (VIOLATED)
_20352_/ZN                             16.02   21.39   -5.36 (VIOLATED)
_18615_/ZN                             28.99   34.08   -5.09 (VIOLATED)
_20147_/ZN                             10.47   15.51   -5.03 (VIOLATED)
_20890_/ZN                             16.02   20.86   -4.84 (VIOLATED)
_17534_/ZN                             13.81   18.63   -4.82 (VIOLATED)
_22868_/ZN                             10.47   14.68   -4.21 (VIOLATED)
_23322_/ZN                             10.47   14.49   -4.02 (VIOLATED)
_23513_/ZN                             13.81   17.04   -3.23 (VIOLATED)
_22301_/ZN                             10.47   13.61   -3.14 (VIOLATED)
_22363_/ZN                             26.05   29.14   -3.09 (VIOLATED)
_19384_/ZN                             26.70   28.94   -2.23 (VIOLATED)
_20148_/ZN                             10.47   12.61   -2.14 (VIOLATED)
_23367_/ZN                             16.02   18.04   -2.02 (VIOLATED)
_22360_/ZN                             10.47   12.45   -1.98 (VIOLATED)
_22831_/ZN                             10.47   12.28   -1.81 (VIOLATED)
_23147_/ZN                             25.33   27.08   -1.75 (VIOLATED)
_27740_/ZN                             10.47   12.18   -1.71 (VIOLATED)
_17619_/ZN                             16.02   17.66   -1.64 (VIOLATED)
_17600_/ZN                             16.02   17.48   -1.46 (VIOLATED)
_17229_/ZN                             16.02   17.32   -1.30 (VIOLATED)
_27336_/ZN                             25.33   26.16   -0.83 (VIOLATED)
_21836_/ZN                             10.47   10.97   -0.50 (VIOLATED)
_18471_/ZN                             25.33   25.80   -0.47 (VIOLATED)
_17872_/ZN                             25.33   25.64   -0.31 (VIOLATED)
_21844_/ZN                             10.47   10.77   -0.29 (VIOLATED)
_18358_/ZN                             25.33   25.53   -0.20 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.047669537365436554

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2401

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-22.434396743774414

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8857

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 58

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1132

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1192

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.07    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.07    0.52 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _18432_/Z (MUX2_X1)
   0.03    0.61 ^ _18433_/ZN (NOR2_X1)
   0.01    0.63 v _18436_/ZN (NOR3_X1)
   0.05    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.69 v _18453_/ZN (NOR3_X1)
   0.16    0.85 ^ _18471_/ZN (AOI21_X1)
   0.10    0.95 ^ _20600_/Z (MUX2_X1)
   0.08    1.03 ^ _20998_/Z (BUF_X1)
   0.03    1.05 v _21067_/ZN (NAND2_X1)
   0.13    1.18 ^ _30197_/S (FA_X1)
   0.09    1.28 v _30199_/S (FA_X1)
   0.13    1.40 ^ _30202_/S (FA_X1)
   0.09    1.50 v _30207_/S (FA_X1)
   0.12    1.62 ^ _30211_/S (FA_X1)
   0.09    1.71 v _30212_/S (FA_X1)
   0.02    1.73 ^ _21502_/ZN (INV_X1)
   0.04    1.77 ^ _30538_/S (HA_X1)
   0.04    1.81 ^ _23588_/Z (BUF_X1)
   0.02    1.84 v _23632_/ZN (NAND3_X1)
   0.07    1.91 ^ _23633_/ZN (NOR3_X1)
   0.02    1.93 v _23682_/ZN (NOR2_X1)
   0.05    1.98 ^ _23683_/ZN (AOI21_X2)
   0.07    2.05 ^ _23908_/ZN (AND4_X1)
   0.01    2.07 v _23912_/ZN (NOR3_X1)
   0.04    2.11 ^ _23913_/Z (XOR2_X1)
   0.05    2.16 ^ _23914_/Z (MUX2_X1)
   0.03    2.19 v _23915_/ZN (NAND2_X1)
   0.12    2.31 ^ _23924_/ZN (AOI221_X1)
   0.05    2.36 v _23925_/ZN (AOI21_X1)
   0.06    2.42 v _24289_/Z (BUF_X1)
   0.06    2.49 v _24290_/Z (MUX2_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4860

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3276

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.177796

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.48e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.99e-02   3.44e-02   4.29e-04   6.47e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.62e-02   5.85e-04   7.79e-02 100.0%
                          52.7%      46.5%       0.8%
