`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: NJU
// Engineer: 
// 
// Create Date: 
// Design Name: 
// Module Name:
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`define FIFO_SIZE 4
`define INDEX_LEN 2
`define INDEX_LEN_1 1

module pipe_ifu(
    //common signal
    input clk,
	input reset,
        
    //memory interface
    output  [ 3:0]  inst_sram_cen,
    output  [31:0]  inst_sram_wdata,
    input   [31:0]  inst_sram_rdata,
    output          inst_sram_wr,
    output [31:0]  inst_sram_addr,
    input           inst_sram_addr_ok,
    input           inst_sram_data_ok,

    //cpu inner signal
    input [31:0] cur_pc,
    output if_stall,
    input ex_stall,
    input mem_stall,
    output [31:0] cur_instr
    );

    assign inst_sram_wr = 0;
    assign inst_sram_wdata = 0;

    //æ˜¯å¦ä»å­˜å‚¨å™¨æˆ–é˜Ÿåˆ—ä¸­å¾—åˆ°äº†cur_pcå¯¹åº”çš„æŒ‡ä»¿
    wire instr_hit;
    //æ˜¯å¦å–é”™æŒ‡ä»¤ï¼Œéœ€è¦å†²åˆ·æŒ‡ä»¤é˜Ÿåˆ—å’Œåœ°å€é˜Ÿåˆ—
    wire fetch_error;
    //å¤šå‘å‡ºçš„å–æŒ‡è¯·æ±‚
    reg [31:0] dup_req;
    //æ˜¯å¦å¤„äºå¯ä»¥æ¥æ”¶æŒ‡ä»¤çš„çŠ¶æ€¿
    wire instr_accept;
    //æ˜¯å¦æ¥äº†ä¸¿æ¡å¯ç”¨æŒ‡ä»¿
    wire instr_coming;
    
    //æŒ‡ä»¤æ˜¯å¦å°†è¢«å–èµ°
    wire leave_instr = instr_hit & (!ex_stall) & (!mem_stall);
    
    //æŒ‡ä»¤é˜Ÿåˆ—å’Œåœ°å?é˜Ÿåˆ—å…¬ç”¨çš„è¯»æŒ‡é’ˆ
    reg [`INDEX_LEN-1:0] r_index;
    
    //æŒ‡ä»¤é˜Ÿåˆ—
    reg [`INDEX_LEN-1:0] instr_w_index;
    reg [31:0] instr_fifo [`FIFO_SIZE-1:0];
    wire instr_fifo_empty = (r_index == instr_w_index);
    wire instr_fifo_full  = (r_index == (instr_w_index + {{`INDEX_LEN_1{1'b0}}, 1'b1}));
    
    //åœ°å€é˜Ÿåˆ—
    reg [`INDEX_LEN-1:0] addr_w_index;
    reg [31:0] addr_fifo [`FIFO_SIZE-1:0];
    wire addr_fifo_empty = (r_index == addr_w_index);
    wire addr_fifo_full  = (r_index == (addr_w_index + {{`INDEX_LEN_1{1'b0}}, 1'b1}));
    
    assign instr_coming = instr_accept & inst_sram_data_ok;
    assign instr_hit = (instr_fifo_empty == 1'b0) && (cur_pc == addr_fifo[r_index]);
    assign cur_instr = instr_fifo[r_index];

    assign fetch_error = (addr_fifo_empty == 1'b0) && (cur_pc != addr_fifo[r_index]);
    wire [31:0] index_diff;
    dis_unit dis_0(
    .a(addr_w_index),
    .b(instr_w_index),
    .dis_val(index_diff)
    );
    always @ (posedge clk) begin
        if(reset) begin
            dup_req <= 0;
        end
        else if((fetch_error == 1'b1) && (addr_w_index != instr_w_index)) begin
            if(inst_sram_data_ok)
                dup_req <= index_diff - 1;
            else
                dup_req <= index_diff;
        end
        else if((dup_req != 0) && (inst_sram_data_ok == 1'b1))
            dup_req <= dup_req - 1'b1;
        else
            dup_req <= dup_req;
    end
    reg [31:0] real_dup_req;
    always @ (*) begin
        if((fetch_error == 1'b1) && (addr_w_index != instr_w_index)) begin
                real_dup_req = index_diff;
        end
        else
            real_dup_req = dup_req;
    end
    assign instr_accept = (real_dup_req == 0) ? 1'b1 : 1'b0;
    
    
    always @ (posedge clk) begin
        if(reset) begin
            r_index <= 0;
        end
        //å–èµ°ä¸?æ¡æŒ‡ä»?
        else if(leave_instr) begin
            r_index <= r_index + 1;
        end
        else
            r_index <= r_index;
    end
    
    always @ (posedge clk) begin
        if(reset) begin
            instr_w_index <= 0;
        end
        //æœ‰ä¸€æ¡æŒ‡ä»¤åˆ°æ¥ï¼Œä¸ºäº†ä¸addr_fifoåŒæ­¥ï¼Œæ‰€ä»¥å¿…é¡»ç§»åŠ¨æŒ‡é’ˆ
        else if(instr_coming) begin
            if(fetch_error) begin
                instr_w_index <= r_index + 1;
                instr_fifo[r_index] <= inst_sram_rdata;
            end
            else begin
                instr_w_index <= instr_w_index + 1;
                instr_fifo[instr_w_index] <= inst_sram_rdata;
            end
        end
        //å†²åˆ·é˜Ÿåˆ—
        else if(fetch_error) begin
            instr_w_index <= r_index;
        end
    end
    
    //é€å‡ºäº†ä¸€ä¸ªè®¿å­˜åœ°å?
    reg [31:0] prefetch_pc;
    assign inst_sram_addr = fetch_error ? cur_pc : prefetch_pc;
    wire addr_shake = inst_sram_addr_ok & (&inst_sram_cen);
    always @ (posedge clk) begin
        if(reset) begin
            addr_w_index <= 0;
            prefetch_pc <= cur_pc;
        end
        else if(addr_shake) begin
            if(fetch_error) begin
                addr_w_index <= r_index + 1;
                addr_fifo[r_index] <= cur_pc;
                prefetch_pc <= cur_pc + 4;
            end
            else begin
                addr_w_index <= addr_w_index + 1;
                addr_fifo[addr_w_index] <= prefetch_pc;
                prefetch_pc <= prefetch_pc + 4;
            end
        end
        else if(fetch_error) begin
            addr_w_index <= r_index;
            prefetch_pc <= cur_pc;
        end
    end

    assign if_stall = !instr_hit;
    assign inst_sram_cen = (addr_fifo_full & (!fetch_error) ) ? 4'b0000 : 4'b1111; 

endmodule

module dis_unit(
    input [`INDEX_LEN-1:0] a,
    input [`INDEX_LEN-1:0] b,
    output [31:0] dis_val
    );
    
    localparam pad = 32 - `INDEX_LEN;
    assign dis_val = { {pad{1'b0}}, a-b };
    
endmodule
