#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 18 13:52:33 2020
# Process ID: 126324
# Current directory: C:/devWorks/FPGA/eFPGA_I2C_PL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent122044 C:\devWorks\FPGA\eFPGA_I2C_PL\eFPGA_I2C_PL.xpr
# Log file: C:/devWorks/FPGA/eFPGA_I2C_PL/vivado.log
# Journal file: C:/devWorks/FPGA/eFPGA_I2C_PL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.xpr
open_bd_design {C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_IIC_0]
delete_bd_objs [get_bd_intf_ports IIC_0_0]
set_property location {1 113 -99} [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_iic_0/IIC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_iic_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_iic_0/S_AXI]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
export_ip_user_files -of_objects  [get_files C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C.xdc
file delete -force C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list iic_rtl_scl_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list iic_rtl_sda_io]]
place_ports iic_rtl_scl_io G15
place_ports iic_rtl_sda_io F15
close [ open C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C_PL.xdc w ]
add_files -fileset constrs_1 C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C_PL.xdc
set_property target_constrs_file C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.srcs/constrs_1/new/eFPGA_I2C_PL.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
write_hw_platform -fixed -force  -include_bit -file C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL.xsa
regenerate_bd_layout
close_project
create_project eFPGA_GPIO C:/devWorks/FPGA/eFPGA_GPIO -part xc7z007sclg225-1
set_property board_part em.avnet.com:minized:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {8}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports pl_led_g]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 8
wait_on_run synth_1
write_hw_platform -fixed -force  -include_bit -file C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.xsa
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[7]} {GPIO_0_0_tri_io[6]} {GPIO_0_0_tri_io[5]} {GPIO_0_0_tri_io[4]} {GPIO_0_0_tri_io[3]} {GPIO_0_0_tri_io[2]} {GPIO_0_0_tri_io[1]} {GPIO_0_0_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_tri_o[7]} {GPIO_0_tri_o[6]} {GPIO_0_tri_o[5]} {GPIO_0_tri_o[4]} {GPIO_0_tri_o[3]} {GPIO_0_tri_o[2]} {GPIO_0_tri_o[1]} {GPIO_0_tri_o[0]}]]
place_ports {GPIO_0_0_tri_io[7]} M14
place_ports {GPIO_0_0_tri_io[6]} L14
place_ports {GPIO_0_0_tri_io[5]} M15
place_ports {GPIO_0_0_tri_io[4]} L15
place_ports {GPIO_0_0_tri_io[3]} N14
place_ports {GPIO_0_0_tri_io[2]} N13
place_ports {GPIO_0_0_tri_io[1]} L13
place_ports {GPIO_0_0_tri_io[0]} K13
place_ports {GPIO_0_tri_o[7]} N12
place_ports {GPIO_0_tri_o[6]} N11
place_ports {GPIO_0_tri_o[5]} P14
place_ports {GPIO_0_tri_o[4]} P13
place_ports {GPIO_0_tri_o[3]} R13
place_ports {GPIO_0_tri_o[2]} R12
place_ports {GPIO_0_tri_o[1]} R15
place_ports {GPIO_0_tri_o[0]} P15
file mkdir C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/constrs_1/new
close [ open C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/constrs_1/new/eFPGA_GPIO.xdc w ]
add_files -fileset constrs_1 C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/constrs_1/new/eFPGA_GPIO.xdc
set_property target_constrs_file C:/devWorks/FPGA/eFPGA_GPIO/eFPGA_GPIO.srcs/constrs_1/new/eFPGA_GPIO.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
regenerate_bd_layout
