
9_RealtimeDSP_SensorDataBlocks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  080080e0  080080e0  000090e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008544  08008544  0000a254  2**0
                  CONTENTS
  4 .ARM          00000008  08008544  08008544  00009544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800854c  0800854c  0000a254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800854c  0800854c  0000954c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008550  08008550  00009550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  08008554  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005218  20000254  080087a8  0000a254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000546c  080087a8  0000a46c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b76  00000000  00000000  0000a284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017f6  00000000  00000000  00010dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a0  00000000  00000000  000125f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004bc  00000000  00000000  00012c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f314  00000000  00000000  0001314c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000887d  00000000  00000000  00022460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ed42  00000000  00000000  0002acdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b1  00000000  00000000  00089a1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d9c  00000000  00000000  00089ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0008c86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000f6f  00000000  00000000  0008c8e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0008d852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000254 	.word	0x20000254
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080080c4 	.word	0x080080c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000258 	.word	0x20000258
 80001dc:	080080c4 	.word	0x080080c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f103 0208 	add.w	r2, r3, #8
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f103 0208 	add.w	r2, r3, #8
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f103 0208 	add.w	r2, r3, #8
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b085      	sub	sp, #20
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	683a      	ldr	r2, [r7, #0]
 8000d82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	683a      	ldr	r2, [r7, #0]
 8000d88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	1c5a      	adds	r2, r3, #1
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	601a      	str	r2, [r3, #0]
}
 8000d9a:	bf00      	nop
 8000d9c:	3714      	adds	r7, #20
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000da6:	b480      	push	{r7}
 8000da8:	b085      	sub	sp, #20
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
 8000dae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000dbc:	d103      	bne.n	8000dc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	691b      	ldr	r3, [r3, #16]
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	e00c      	b.n	8000de0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	3308      	adds	r3, #8
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	e002      	b.n	8000dd4 <vListInsert+0x2e>
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	68ba      	ldr	r2, [r7, #8]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d2f6      	bcs.n	8000dce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	685a      	ldr	r2, [r3, #4]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	683a      	ldr	r2, [r7, #0]
 8000dee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	68fa      	ldr	r2, [r7, #12]
 8000df4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	683a      	ldr	r2, [r7, #0]
 8000dfa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	601a      	str	r2, [r3, #0]
}
 8000e0c:	bf00      	nop
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	6892      	ldr	r2, [r2, #8]
 8000e2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6852      	ldr	r2, [r2, #4]
 8000e38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d103      	bne.n	8000e4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	689a      	ldr	r2, [r3, #8]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1e5a      	subs	r2, r3, #1
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681b      	ldr	r3, [r3, #0]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10b      	bne.n	8000e98 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e84:	f383 8811 	msr	BASEPRI, r3
 8000e88:	f3bf 8f6f 	isb	sy
 8000e8c:	f3bf 8f4f 	dsb	sy
 8000e90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000e92:	bf00      	nop
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000e98:	f001 fc26 	bl	80026e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ea4:	68f9      	ldr	r1, [r7, #12]
 8000ea6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000ea8:	fb01 f303 	mul.w	r3, r1, r3
 8000eac:	441a      	add	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	68f9      	ldr	r1, [r7, #12]
 8000ecc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000ece:	fb01 f303 	mul.w	r3, r1, r3
 8000ed2:	441a      	add	r2, r3
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	22ff      	movs	r2, #255	@ 0xff
 8000edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	22ff      	movs	r2, #255	@ 0xff
 8000ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d114      	bne.n	8000f18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	691b      	ldr	r3, [r3, #16]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d01a      	beq.n	8000f2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	3310      	adds	r3, #16
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 fefe 	bl	8001cfc <xTaskRemoveFromEventList>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d012      	beq.n	8000f2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000f06:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <xQueueGenericReset+0xd0>)
 8000f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	f3bf 8f4f 	dsb	sy
 8000f12:	f3bf 8f6f 	isb	sy
 8000f16:	e009      	b.n	8000f2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	3310      	adds	r3, #16
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fef1 	bl	8000d04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3324      	adds	r3, #36	@ 0x24
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff feec 	bl	8000d04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000f2c:	f001 fc0e 	bl	800274c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000f30:	2301      	movs	r3, #1
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	e000ed04 	.word	0xe000ed04

08000f40 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	@ 0x28
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d10b      	bne.n	8000f6c <xQueueGenericCreate+0x2c>
	__asm volatile
 8000f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f58:	f383 8811 	msr	BASEPRI, r3
 8000f5c:	f3bf 8f6f 	isb	sy
 8000f60:	f3bf 8f4f 	dsb	sy
 8000f64:	613b      	str	r3, [r7, #16]
}
 8000f66:	bf00      	nop
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	fb02 f303 	mul.w	r3, r2, r3
 8000f74:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3350      	adds	r3, #80	@ 0x50
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 fc94 	bl	80028a8 <pvPortMalloc>
 8000f80:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d00d      	beq.n	8000fa4 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	3350      	adds	r3, #80	@ 0x50
 8000f90:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000f92:	79fa      	ldrb	r2, [r7, #7]
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	68b9      	ldr	r1, [r7, #8]
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f000 f805 	bl	8000fae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000fa4:	69bb      	ldr	r3, [r7, #24]
	}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3720      	adds	r7, #32
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b084      	sub	sp, #16
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	60f8      	str	r0, [r7, #12]
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
 8000fba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d103      	bne.n	8000fca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	e002      	b.n	8000fd0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000fdc:	2101      	movs	r1, #1
 8000fde:	69b8      	ldr	r0, [r7, #24]
 8000fe0:	f7ff ff44 	bl	8000e6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	78fa      	ldrb	r2, [r7, #3]
 8000fe8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000fec:	bf00      	nop
 8000fee:	3710      	adds	r7, #16
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08e      	sub	sp, #56	@ 0x38
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001002:	2300      	movs	r3, #0
 8001004:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800100a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800100c:	2b00      	cmp	r3, #0
 800100e:	d10b      	bne.n	8001028 <xQueueGenericSend+0x34>
	__asm volatile
 8001010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001014:	f383 8811 	msr	BASEPRI, r3
 8001018:	f3bf 8f6f 	isb	sy
 800101c:	f3bf 8f4f 	dsb	sy
 8001020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001022:	bf00      	nop
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d103      	bne.n	8001036 <xQueueGenericSend+0x42>
 800102e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <xQueueGenericSend+0x46>
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <xQueueGenericSend+0x48>
 800103a:	2300      	movs	r3, #0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d10b      	bne.n	8001058 <xQueueGenericSend+0x64>
	__asm volatile
 8001040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001044:	f383 8811 	msr	BASEPRI, r3
 8001048:	f3bf 8f6f 	isb	sy
 800104c:	f3bf 8f4f 	dsb	sy
 8001050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d103      	bne.n	8001066 <xQueueGenericSend+0x72>
 800105e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001062:	2b01      	cmp	r3, #1
 8001064:	d101      	bne.n	800106a <xQueueGenericSend+0x76>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <xQueueGenericSend+0x78>
 800106a:	2300      	movs	r3, #0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d10b      	bne.n	8001088 <xQueueGenericSend+0x94>
	__asm volatile
 8001070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001074:	f383 8811 	msr	BASEPRI, r3
 8001078:	f3bf 8f6f 	isb	sy
 800107c:	f3bf 8f4f 	dsb	sy
 8001080:	623b      	str	r3, [r7, #32]
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	e7fd      	b.n	8001084 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001088:	f000 ffd8 	bl	800203c <xTaskGetSchedulerState>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d102      	bne.n	8001098 <xQueueGenericSend+0xa4>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <xQueueGenericSend+0xa8>
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <xQueueGenericSend+0xaa>
 800109c:	2300      	movs	r3, #0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10b      	bne.n	80010ba <xQueueGenericSend+0xc6>
	__asm volatile
 80010a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010a6:	f383 8811 	msr	BASEPRI, r3
 80010aa:	f3bf 8f6f 	isb	sy
 80010ae:	f3bf 8f4f 	dsb	sy
 80010b2:	61fb      	str	r3, [r7, #28]
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	e7fd      	b.n	80010b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80010ba:	f001 fb15 	bl	80026e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80010be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d302      	bcc.n	80010d0 <xQueueGenericSend+0xdc>
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d129      	bne.n	8001124 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	68b9      	ldr	r1, [r7, #8]
 80010d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80010d6:	f000 f9b7 	bl	8001448 <prvCopyDataToQueue>
 80010da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80010dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d010      	beq.n	8001106 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80010e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010e6:	3324      	adds	r3, #36	@ 0x24
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fe07 	bl	8001cfc <xTaskRemoveFromEventList>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d013      	beq.n	800111c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80010f4:	4b3f      	ldr	r3, [pc, #252]	@ (80011f4 <xQueueGenericSend+0x200>)
 80010f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	f3bf 8f4f 	dsb	sy
 8001100:	f3bf 8f6f 	isb	sy
 8001104:	e00a      	b.n	800111c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001108:	2b00      	cmp	r3, #0
 800110a:	d007      	beq.n	800111c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800110c:	4b39      	ldr	r3, [pc, #228]	@ (80011f4 <xQueueGenericSend+0x200>)
 800110e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	f3bf 8f4f 	dsb	sy
 8001118:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800111c:	f001 fb16 	bl	800274c <vPortExitCritical>
				return pdPASS;
 8001120:	2301      	movs	r3, #1
 8001122:	e063      	b.n	80011ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d103      	bne.n	8001132 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800112a:	f001 fb0f 	bl	800274c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800112e:	2300      	movs	r3, #0
 8001130:	e05c      	b.n	80011ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001134:	2b00      	cmp	r3, #0
 8001136:	d106      	bne.n	8001146 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fe41 	bl	8001dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001142:	2301      	movs	r3, #1
 8001144:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001146:	f001 fb01 	bl	800274c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800114a:	f000 fbef 	bl	800192c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800114e:	f001 facb 	bl	80026e8 <vPortEnterCritical>
 8001152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001158:	b25b      	sxtb	r3, r3
 800115a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800115e:	d103      	bne.n	8001168 <xQueueGenericSend+0x174>
 8001160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800116e:	b25b      	sxtb	r3, r3
 8001170:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001174:	d103      	bne.n	800117e <xQueueGenericSend+0x18a>
 8001176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800117e:	f001 fae5 	bl	800274c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001182:	1d3a      	adds	r2, r7, #4
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f000 fe30 	bl	8001df0 <xTaskCheckForTimeOut>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d124      	bne.n	80011e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001196:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001198:	f000 fa28 	bl	80015ec <prvIsQueueFull>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d018      	beq.n	80011d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80011a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011a4:	3310      	adds	r3, #16
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 fd80 	bl	8001cb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80011b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80011b2:	f000 f9b3 	bl	800151c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80011b6:	f000 fbc7 	bl	8001948 <xTaskResumeAll>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f47f af7c 	bne.w	80010ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <xQueueGenericSend+0x200>)
 80011c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	f3bf 8f4f 	dsb	sy
 80011ce:	f3bf 8f6f 	isb	sy
 80011d2:	e772      	b.n	80010ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80011d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80011d6:	f000 f9a1 	bl	800151c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80011da:	f000 fbb5 	bl	8001948 <xTaskResumeAll>
 80011de:	e76c      	b.n	80010ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80011e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80011e2:	f000 f99b 	bl	800151c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80011e6:	f000 fbaf 	bl	8001948 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80011ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3738      	adds	r7, #56	@ 0x38
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08e      	sub	sp, #56	@ 0x38
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001202:	2300      	movs	r3, #0
 8001204:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800120a:	2300      	movs	r3, #0
 800120c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800120e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001210:	2b00      	cmp	r3, #0
 8001212:	d10b      	bne.n	800122c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8001214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001218:	f383 8811 	msr	BASEPRI, r3
 800121c:	f3bf 8f6f 	isb	sy
 8001220:	f3bf 8f4f 	dsb	sy
 8001224:	623b      	str	r3, [r7, #32]
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800122c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	2b00      	cmp	r3, #0
 8001232:	d00b      	beq.n	800124c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8001234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001238:	f383 8811 	msr	BASEPRI, r3
 800123c:	f3bf 8f6f 	isb	sy
 8001240:	f3bf 8f4f 	dsb	sy
 8001244:	61fb      	str	r3, [r7, #28]
}
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800124c:	f000 fef6 	bl	800203c <xTaskGetSchedulerState>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d102      	bne.n	800125c <xQueueSemaphoreTake+0x64>
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d101      	bne.n	8001260 <xQueueSemaphoreTake+0x68>
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <xQueueSemaphoreTake+0x6a>
 8001260:	2300      	movs	r3, #0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10b      	bne.n	800127e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8001266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800126a:	f383 8811 	msr	BASEPRI, r3
 800126e:	f3bf 8f6f 	isb	sy
 8001272:	f3bf 8f4f 	dsb	sy
 8001276:	61bb      	str	r3, [r7, #24]
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	e7fd      	b.n	800127a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800127e:	f001 fa33 	bl	80026e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001286:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800128a:	2b00      	cmp	r3, #0
 800128c:	d024      	beq.n	80012d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800128e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001290:	1e5a      	subs	r2, r3, #1
 8001292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001294:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d104      	bne.n	80012a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800129e:	f001 f879 	bl	8002394 <pvTaskIncrementMutexHeldCount>
 80012a2:	4602      	mov	r2, r0
 80012a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012a6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80012a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00f      	beq.n	80012d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80012b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012b2:	3310      	adds	r3, #16
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 fd21 	bl	8001cfc <xTaskRemoveFromEventList>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d007      	beq.n	80012d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80012c0:	4b54      	ldr	r3, [pc, #336]	@ (8001414 <xQueueSemaphoreTake+0x21c>)
 80012c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	f3bf 8f4f 	dsb	sy
 80012cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80012d0:	f001 fa3c 	bl	800274c <vPortExitCritical>
				return pdPASS;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e098      	b.n	800140a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d112      	bne.n	8001304 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80012de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00b      	beq.n	80012fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80012e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012e8:	f383 8811 	msr	BASEPRI, r3
 80012ec:	f3bf 8f6f 	isb	sy
 80012f0:	f3bf 8f4f 	dsb	sy
 80012f4:	617b      	str	r3, [r7, #20]
}
 80012f6:	bf00      	nop
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80012fc:	f001 fa26 	bl	800274c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001300:	2300      	movs	r3, #0
 8001302:	e082      	b.n	800140a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001306:	2b00      	cmp	r3, #0
 8001308:	d106      	bne.n	8001318 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	4618      	mov	r0, r3
 8001310:	f000 fd58 	bl	8001dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001314:	2301      	movs	r3, #1
 8001316:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001318:	f001 fa18 	bl	800274c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800131c:	f000 fb06 	bl	800192c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001320:	f001 f9e2 	bl	80026e8 <vPortEnterCritical>
 8001324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001326:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800132a:	b25b      	sxtb	r3, r3
 800132c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001330:	d103      	bne.n	800133a <xQueueSemaphoreTake+0x142>
 8001332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001334:	2200      	movs	r2, #0
 8001336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800133a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001340:	b25b      	sxtb	r3, r3
 8001342:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001346:	d103      	bne.n	8001350 <xQueueSemaphoreTake+0x158>
 8001348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800134a:	2200      	movs	r2, #0
 800134c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001350:	f001 f9fc 	bl	800274c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001354:	463a      	mov	r2, r7
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fd47 	bl	8001df0 <xTaskCheckForTimeOut>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d132      	bne.n	80013ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001368:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800136a:	f000 f929 	bl	80015c0 <prvIsQueueEmpty>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d026      	beq.n	80013c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d109      	bne.n	8001390 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800137c:	f001 f9b4 	bl	80026e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fe77 	bl	8002078 <xTaskPriorityInherit>
 800138a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800138c:	f001 f9de 	bl	800274c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001392:	3324      	adds	r3, #36	@ 0x24
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	4611      	mov	r1, r2
 8001398:	4618      	mov	r0, r3
 800139a:	f000 fc89 	bl	8001cb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800139e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013a0:	f000 f8bc 	bl	800151c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80013a4:	f000 fad0 	bl	8001948 <xTaskResumeAll>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f47f af67 	bne.w	800127e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80013b0:	4b18      	ldr	r3, [pc, #96]	@ (8001414 <xQueueSemaphoreTake+0x21c>)
 80013b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	f3bf 8f4f 	dsb	sy
 80013bc:	f3bf 8f6f 	isb	sy
 80013c0:	e75d      	b.n	800127e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80013c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013c4:	f000 f8aa 	bl	800151c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80013c8:	f000 fabe 	bl	8001948 <xTaskResumeAll>
 80013cc:	e757      	b.n	800127e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80013ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013d0:	f000 f8a4 	bl	800151c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80013d4:	f000 fab8 	bl	8001948 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80013d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013da:	f000 f8f1 	bl	80015c0 <prvIsQueueEmpty>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	f43f af4c 	beq.w	800127e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80013e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00d      	beq.n	8001408 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80013ec:	f001 f97c 	bl	80026e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80013f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013f2:	f000 f811 	bl	8001418 <prvGetDisinheritPriorityAfterTimeout>
 80013f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80013f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 ff38 	bl	8002274 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8001404:	f001 f9a2 	bl	800274c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001408:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800140a:	4618      	mov	r0, r3
 800140c:	3738      	adds	r7, #56	@ 0x38
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	e000ed04 	.word	0xe000ed04

08001418 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001424:	2b00      	cmp	r3, #0
 8001426:	d006      	beq.n	8001436 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	e001      	b.n	800143a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800143a:	68fb      	ldr	r3, [r7, #12]
	}
 800143c:	4618      	mov	r0, r3
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800145c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10d      	bne.n	8001482 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d14d      	bne.n	800150a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	4618      	mov	r0, r3
 8001474:	f000 fe76 	bl	8002164 <xTaskPriorityDisinherit>
 8001478:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	e043      	b.n	800150a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d119      	bne.n	80014bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6858      	ldr	r0, [r3, #4]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	461a      	mov	r2, r3
 8001492:	68b9      	ldr	r1, [r7, #8]
 8001494:	f004 f8c9 	bl	800562a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a0:	441a      	add	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d32b      	bcc.n	800150a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	e026      	b.n	800150a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	68d8      	ldr	r0, [r3, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	461a      	mov	r2, r3
 80014c6:	68b9      	ldr	r1, [r7, #8]
 80014c8:	f004 f8af 	bl	800562a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	68da      	ldr	r2, [r3, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	425b      	negs	r3, r3
 80014d6:	441a      	add	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d207      	bcs.n	80014f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	425b      	negs	r3, r3
 80014f2:	441a      	add	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d105      	bne.n	800150a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	3b01      	subs	r3, #1
 8001508:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8001512:	697b      	ldr	r3, [r7, #20]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001524:	f001 f8e0 	bl	80026e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800152e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001530:	e011      	b.n	8001556 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001536:	2b00      	cmp	r3, #0
 8001538:	d012      	beq.n	8001560 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3324      	adds	r3, #36	@ 0x24
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fbdc 	bl	8001cfc <xTaskRemoveFromEventList>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800154a:	f000 fcb5 	bl	8001eb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	3b01      	subs	r3, #1
 8001552:	b2db      	uxtb	r3, r3
 8001554:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800155a:	2b00      	cmp	r3, #0
 800155c:	dce9      	bgt.n	8001532 <prvUnlockQueue+0x16>
 800155e:	e000      	b.n	8001562 <prvUnlockQueue+0x46>
					break;
 8001560:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	22ff      	movs	r2, #255	@ 0xff
 8001566:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800156a:	f001 f8ef 	bl	800274c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800156e:	f001 f8bb 	bl	80026e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001578:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800157a:	e011      	b.n	80015a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d012      	beq.n	80015aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3310      	adds	r3, #16
 8001588:	4618      	mov	r0, r3
 800158a:	f000 fbb7 	bl	8001cfc <xTaskRemoveFromEventList>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001594:	f000 fc90 	bl	8001eb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	3b01      	subs	r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80015a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	dce9      	bgt.n	800157c <prvUnlockQueue+0x60>
 80015a8:	e000      	b.n	80015ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80015aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	22ff      	movs	r2, #255	@ 0xff
 80015b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80015b4:	f001 f8ca 	bl	800274c <vPortExitCritical>
}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80015c8:	f001 f88e 	bl	80026e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80015d4:	2301      	movs	r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	e001      	b.n	80015de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80015de:	f001 f8b5 	bl	800274c <vPortExitCritical>

	return xReturn;
 80015e2:	68fb      	ldr	r3, [r7, #12]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80015f4:	f001 f878 	bl	80026e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001600:	429a      	cmp	r2, r3
 8001602:	d102      	bne.n	800160a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001604:	2301      	movs	r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e001      	b.n	800160e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800160e:	f001 f89d 	bl	800274c <vPortExitCritical>

	return xReturn;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08c      	sub	sp, #48	@ 0x30
 8001620:	af04      	add	r7, sp, #16
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	603b      	str	r3, [r7, #0]
 8001628:	4613      	mov	r3, r2
 800162a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4618      	mov	r0, r3
 8001632:	f001 f939 	bl	80028a8 <pvPortMalloc>
 8001636:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00e      	beq.n	800165c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800163e:	205c      	movs	r0, #92	@ 0x5c
 8001640:	f001 f932 	bl	80028a8 <pvPortMalloc>
 8001644:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d003      	beq.n	8001654 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	697a      	ldr	r2, [r7, #20]
 8001650:	631a      	str	r2, [r3, #48]	@ 0x30
 8001652:	e005      	b.n	8001660 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001654:	6978      	ldr	r0, [r7, #20]
 8001656:	f001 f9f5 	bl	8002a44 <vPortFree>
 800165a:	e001      	b.n	8001660 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d013      	beq.n	800168e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001666:	88fa      	ldrh	r2, [r7, #6]
 8001668:	2300      	movs	r3, #0
 800166a:	9303      	str	r3, [sp, #12]
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	9302      	str	r3, [sp, #8]
 8001670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	68b9      	ldr	r1, [r7, #8]
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f000 f80e 	bl	800169e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001682:	69f8      	ldr	r0, [r7, #28]
 8001684:	f000 f89c 	bl	80017c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001688:	2301      	movs	r3, #1
 800168a:	61bb      	str	r3, [r7, #24]
 800168c:	e002      	b.n	8001694 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800168e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001692:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001694:	69bb      	ldr	r3, [r7, #24]
	}
 8001696:	4618      	mov	r0, r3
 8001698:	3720      	adds	r7, #32
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80016ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ae:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	461a      	mov	r2, r3
 80016b6:	21a5      	movs	r1, #165	@ 0xa5
 80016b8:	f003 ff7e 	bl	80055b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80016bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80016c6:	3b01      	subs	r3, #1
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	f023 0307 	bic.w	r3, r3, #7
 80016d4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d00b      	beq.n	80016f8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80016e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016e4:	f383 8811 	msr	BASEPRI, r3
 80016e8:	f3bf 8f6f 	isb	sy
 80016ec:	f3bf 8f4f 	dsb	sy
 80016f0:	617b      	str	r3, [r7, #20]
}
 80016f2:	bf00      	nop
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d01f      	beq.n	800173e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
 8001702:	e012      	b.n	800172a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001704:	68ba      	ldr	r2, [r7, #8]
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	4413      	add	r3, r2
 800170a:	7819      	ldrb	r1, [r3, #0]
 800170c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	4413      	add	r3, r2
 8001712:	3334      	adds	r3, #52	@ 0x34
 8001714:	460a      	mov	r2, r1
 8001716:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001718:	68ba      	ldr	r2, [r7, #8]
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	4413      	add	r3, r2
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d006      	beq.n	8001732 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	3301      	adds	r3, #1
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d9e9      	bls.n	8001704 <prvInitialiseNewTask+0x66>
 8001730:	e000      	b.n	8001734 <prvInitialiseNewTask+0x96>
			{
				break;
 8001732:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800173c:	e003      	b.n	8001746 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800173e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001748:	2b06      	cmp	r3, #6
 800174a:	d901      	bls.n	8001750 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800174c:	2306      	movs	r3, #6
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001752:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001754:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001758:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800175c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800175e:	2200      	movs	r2, #0
 8001760:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001764:	3304      	adds	r3, #4
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff faec 	bl	8000d44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800176c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800176e:	3318      	adds	r3, #24
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fae7 	bl	8000d44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800177a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800177c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800177e:	f1c3 0207 	rsb	r2, r3, #7
 8001782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001784:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800178c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800178e:	2200      	movs	r2, #0
 8001790:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	68f9      	ldr	r1, [r7, #12]
 800179e:	69b8      	ldr	r0, [r7, #24]
 80017a0:	f000 fe72 	bl	8002488 <pxPortInitialiseStack>
 80017a4:	4602      	mov	r2, r0
 80017a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80017aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80017b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80017b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80017b6:	bf00      	nop
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80017c8:	f000 ff8e 	bl	80026e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80017cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001880 <prvAddNewTaskToReadyList+0xc0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001880 <prvAddNewTaskToReadyList+0xc0>)
 80017d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <prvAddNewTaskToReadyList+0xc4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d109      	bne.n	80017f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80017de:	4a29      	ldr	r2, [pc, #164]	@ (8001884 <prvAddNewTaskToReadyList+0xc4>)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80017e4:	4b26      	ldr	r3, [pc, #152]	@ (8001880 <prvAddNewTaskToReadyList+0xc0>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d110      	bne.n	800180e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80017ec:	f000 fb88 	bl	8001f00 <prvInitialiseTaskLists>
 80017f0:	e00d      	b.n	800180e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80017f2:	4b25      	ldr	r3, [pc, #148]	@ (8001888 <prvAddNewTaskToReadyList+0xc8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d109      	bne.n	800180e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80017fa:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <prvAddNewTaskToReadyList+0xc4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001804:	429a      	cmp	r2, r3
 8001806:	d802      	bhi.n	800180e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001808:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <prvAddNewTaskToReadyList+0xc4>)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800180e:	4b1f      	ldr	r3, [pc, #124]	@ (800188c <prvAddNewTaskToReadyList+0xcc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3301      	adds	r3, #1
 8001814:	4a1d      	ldr	r2, [pc, #116]	@ (800188c <prvAddNewTaskToReadyList+0xcc>)
 8001816:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001818:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <prvAddNewTaskToReadyList+0xcc>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001824:	2201      	movs	r2, #1
 8001826:	409a      	lsls	r2, r3
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <prvAddNewTaskToReadyList+0xd0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4313      	orrs	r3, r2
 800182e:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <prvAddNewTaskToReadyList+0xd0>)
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4a15      	ldr	r2, [pc, #84]	@ (8001894 <prvAddNewTaskToReadyList+0xd4>)
 8001840:	441a      	add	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3304      	adds	r3, #4
 8001846:	4619      	mov	r1, r3
 8001848:	4610      	mov	r0, r2
 800184a:	f7ff fa88 	bl	8000d5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800184e:	f000 ff7d 	bl	800274c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001852:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <prvAddNewTaskToReadyList+0xc8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00e      	beq.n	8001878 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <prvAddNewTaskToReadyList+0xc4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001864:	429a      	cmp	r2, r3
 8001866:	d207      	bcs.n	8001878 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001868:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <prvAddNewTaskToReadyList+0xd8>)
 800186a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	f3bf 8f4f 	dsb	sy
 8001874:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000370 	.word	0x20000370
 8001884:	20000270 	.word	0x20000270
 8001888:	2000037c 	.word	0x2000037c
 800188c:	2000038c 	.word	0x2000038c
 8001890:	20000378 	.word	0x20000378
 8001894:	20000274 	.word	0x20000274
 8001898:	e000ed04 	.word	0xe000ed04

0800189c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80018a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001914 <vTaskStartScheduler+0x78>)
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	2300      	movs	r3, #0
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	2300      	movs	r3, #0
 80018ac:	2280      	movs	r2, #128	@ 0x80
 80018ae:	491a      	ldr	r1, [pc, #104]	@ (8001918 <vTaskStartScheduler+0x7c>)
 80018b0:	481a      	ldr	r0, [pc, #104]	@ (800191c <vTaskStartScheduler+0x80>)
 80018b2:	f7ff feb3 	bl	800161c <xTaskCreate>
 80018b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d116      	bne.n	80018ec <vTaskStartScheduler+0x50>
	__asm volatile
 80018be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018c2:	f383 8811 	msr	BASEPRI, r3
 80018c6:	f3bf 8f6f 	isb	sy
 80018ca:	f3bf 8f4f 	dsb	sy
 80018ce:	60bb      	str	r3, [r7, #8]
}
 80018d0:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80018d2:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <vTaskStartScheduler+0x84>)
 80018d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80018da:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <vTaskStartScheduler+0x88>)
 80018dc:	2201      	movs	r2, #1
 80018de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80018e0:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <vTaskStartScheduler+0x8c>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80018e6:	f000 fe5b 	bl	80025a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80018ea:	e00f      	b.n	800190c <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018f2:	d10b      	bne.n	800190c <vTaskStartScheduler+0x70>
	__asm volatile
 80018f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018f8:	f383 8811 	msr	BASEPRI, r3
 80018fc:	f3bf 8f6f 	isb	sy
 8001900:	f3bf 8f4f 	dsb	sy
 8001904:	607b      	str	r3, [r7, #4]
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <vTaskStartScheduler+0x6c>
}
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000394 	.word	0x20000394
 8001918:	080080e0 	.word	0x080080e0
 800191c:	08001ed1 	.word	0x08001ed1
 8001920:	20000390 	.word	0x20000390
 8001924:	2000037c 	.word	0x2000037c
 8001928:	20000374 	.word	0x20000374

0800192c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <vTaskSuspendAll+0x18>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	4a03      	ldr	r2, [pc, #12]	@ (8001944 <vTaskSuspendAll+0x18>)
 8001938:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	20000398 	.word	0x20000398

08001948 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001956:	4b42      	ldr	r3, [pc, #264]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10b      	bne.n	8001976 <xTaskResumeAll+0x2e>
	__asm volatile
 800195e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001962:	f383 8811 	msr	BASEPRI, r3
 8001966:	f3bf 8f6f 	isb	sy
 800196a:	f3bf 8f4f 	dsb	sy
 800196e:	603b      	str	r3, [r7, #0]
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	e7fd      	b.n	8001972 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001976:	f000 feb7 	bl	80026e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800197a:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <xTaskResumeAll+0x118>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3b01      	subs	r3, #1
 8001980:	4a37      	ldr	r2, [pc, #220]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001982:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001984:	4b36      	ldr	r3, [pc, #216]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d161      	bne.n	8001a50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800198c:	4b35      	ldr	r3, [pc, #212]	@ (8001a64 <xTaskResumeAll+0x11c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d05d      	beq.n	8001a50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001994:	e02e      	b.n	80019f4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001996:	4b34      	ldr	r3, [pc, #208]	@ (8001a68 <xTaskResumeAll+0x120>)
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3318      	adds	r3, #24
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fa38 	bl	8000e18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3304      	adds	r3, #4
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fa33 	bl	8000e18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	2201      	movs	r2, #1
 80019b8:	409a      	lsls	r2, r3
 80019ba:	4b2c      	ldr	r3, [pc, #176]	@ (8001a6c <xTaskResumeAll+0x124>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4313      	orrs	r3, r2
 80019c0:	4a2a      	ldr	r2, [pc, #168]	@ (8001a6c <xTaskResumeAll+0x124>)
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4a27      	ldr	r2, [pc, #156]	@ (8001a70 <xTaskResumeAll+0x128>)
 80019d2:	441a      	add	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3304      	adds	r3, #4
 80019d8:	4619      	mov	r1, r3
 80019da:	4610      	mov	r0, r2
 80019dc:	f7ff f9bf 	bl	8000d5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019e4:	4b23      	ldr	r3, [pc, #140]	@ (8001a74 <xTaskResumeAll+0x12c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d302      	bcc.n	80019f4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80019ee:	4b22      	ldr	r3, [pc, #136]	@ (8001a78 <xTaskResumeAll+0x130>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80019f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <xTaskResumeAll+0x120>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1cc      	bne.n	8001996 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001a02:	f000 fafb 	bl	8001ffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001a06:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <xTaskResumeAll+0x134>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d010      	beq.n	8001a34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001a12:	f000 f837 	bl	8001a84 <xTaskIncrementTick>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <xTaskResumeAll+0x130>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f1      	bne.n	8001a12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <xTaskResumeAll+0x134>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001a34:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <xTaskResumeAll+0x130>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d009      	beq.n	8001a50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001a40:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <xTaskResumeAll+0x138>)
 8001a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	f3bf 8f4f 	dsb	sy
 8001a4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001a50:	f000 fe7c 	bl	800274c <vPortExitCritical>

	return xAlreadyYielded;
 8001a54:	68bb      	ldr	r3, [r7, #8]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000398 	.word	0x20000398
 8001a64:	20000370 	.word	0x20000370
 8001a68:	20000330 	.word	0x20000330
 8001a6c:	20000378 	.word	0x20000378
 8001a70:	20000274 	.word	0x20000274
 8001a74:	20000270 	.word	0x20000270
 8001a78:	20000384 	.word	0x20000384
 8001a7c:	20000380 	.word	0x20000380
 8001a80:	e000ed04 	.word	0xe000ed04

08001a84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001a8e:	4b4f      	ldr	r3, [pc, #316]	@ (8001bcc <xTaskIncrementTick+0x148>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f040 808f 	bne.w	8001bb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001a98:	4b4d      	ldr	r3, [pc, #308]	@ (8001bd0 <xTaskIncrementTick+0x14c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8001bd0 <xTaskIncrementTick+0x14c>)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d121      	bne.n	8001af0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001aac:	4b49      	ldr	r3, [pc, #292]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00b      	beq.n	8001ace <xTaskIncrementTick+0x4a>
	__asm volatile
 8001ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aba:	f383 8811 	msr	BASEPRI, r3
 8001abe:	f3bf 8f6f 	isb	sy
 8001ac2:	f3bf 8f4f 	dsb	sy
 8001ac6:	603b      	str	r3, [r7, #0]
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	e7fd      	b.n	8001aca <xTaskIncrementTick+0x46>
 8001ace:	4b41      	ldr	r3, [pc, #260]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	4b40      	ldr	r3, [pc, #256]	@ (8001bd8 <xTaskIncrementTick+0x154>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd8 <xTaskIncrementTick+0x154>)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bdc <xTaskIncrementTick+0x158>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8001bdc <xTaskIncrementTick+0x158>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	f000 fa86 	bl	8001ffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001af0:	4b3b      	ldr	r3, [pc, #236]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d348      	bcc.n	8001b8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001afa:	4b36      	ldr	r3, [pc, #216]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d104      	bne.n	8001b0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b04:	4b36      	ldr	r3, [pc, #216]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001b06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b0a:	601a      	str	r2, [r3, #0]
					break;
 8001b0c:	e03e      	b.n	8001b8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b0e:	4b31      	ldr	r3, [pc, #196]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d203      	bcs.n	8001b2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001b26:	4a2e      	ldr	r2, [pc, #184]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001b2c:	e02e      	b.n	8001b8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	3304      	adds	r3, #4
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff f970 	bl	8000e18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	3318      	adds	r3, #24
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff f967 	bl	8000e18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4e:	2201      	movs	r2, #1
 8001b50:	409a      	lsls	r2, r3
 8001b52:	4b24      	ldr	r3, [pc, #144]	@ (8001be4 <xTaskIncrementTick+0x160>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	4a22      	ldr	r2, [pc, #136]	@ (8001be4 <xTaskIncrementTick+0x160>)
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4a1f      	ldr	r2, [pc, #124]	@ (8001be8 <xTaskIncrementTick+0x164>)
 8001b6a:	441a      	add	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	3304      	adds	r3, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4610      	mov	r0, r2
 8001b74:	f7ff f8f3 	bl	8000d5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <xTaskIncrementTick+0x168>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d3b9      	bcc.n	8001afa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001b86:	2301      	movs	r3, #1
 8001b88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b8a:	e7b6      	b.n	8001afa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001b8c:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <xTaskIncrementTick+0x168>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b92:	4915      	ldr	r1, [pc, #84]	@ (8001be8 <xTaskIncrementTick+0x164>)
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d901      	bls.n	8001ba8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <xTaskIncrementTick+0x16c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d007      	beq.n	8001bc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	e004      	b.n	8001bc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <xTaskIncrementTick+0x170>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <xTaskIncrementTick+0x170>)
 8001bbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001bc0:	697b      	ldr	r3, [r7, #20]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000398 	.word	0x20000398
 8001bd0:	20000374 	.word	0x20000374
 8001bd4:	20000328 	.word	0x20000328
 8001bd8:	2000032c 	.word	0x2000032c
 8001bdc:	20000388 	.word	0x20000388
 8001be0:	20000390 	.word	0x20000390
 8001be4:	20000378 	.word	0x20000378
 8001be8:	20000274 	.word	0x20000274
 8001bec:	20000270 	.word	0x20000270
 8001bf0:	20000384 	.word	0x20000384
 8001bf4:	20000380 	.word	0x20000380

08001bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b087      	sub	sp, #28
 8001bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001bfe:	4b27      	ldr	r3, [pc, #156]	@ (8001c9c <vTaskSwitchContext+0xa4>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001c06:	4b26      	ldr	r3, [pc, #152]	@ (8001ca0 <vTaskSwitchContext+0xa8>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001c0c:	e040      	b.n	8001c90 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8001c0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <vTaskSwitchContext+0xa8>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c14:	4b23      	ldr	r3, [pc, #140]	@ (8001ca4 <vTaskSwitchContext+0xac>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001c22:	7afb      	ldrb	r3, [r7, #11]
 8001c24:	f1c3 031f 	rsb	r3, r3, #31
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	491f      	ldr	r1, [pc, #124]	@ (8001ca8 <vTaskSwitchContext+0xb0>)
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10b      	bne.n	8001c56 <vTaskSwitchContext+0x5e>
	__asm volatile
 8001c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c42:	f383 8811 	msr	BASEPRI, r3
 8001c46:	f3bf 8f6f 	isb	sy
 8001c4a:	f3bf 8f4f 	dsb	sy
 8001c4e:	607b      	str	r3, [r7, #4]
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	e7fd      	b.n	8001c52 <vTaskSwitchContext+0x5a>
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4a11      	ldr	r2, [pc, #68]	@ (8001ca8 <vTaskSwitchContext+0xb0>)
 8001c62:	4413      	add	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	3308      	adds	r3, #8
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d104      	bne.n	8001c86 <vTaskSwitchContext+0x8e>
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	4a07      	ldr	r2, [pc, #28]	@ (8001cac <vTaskSwitchContext+0xb4>)
 8001c8e:	6013      	str	r3, [r2, #0]
}
 8001c90:	bf00      	nop
 8001c92:	371c      	adds	r7, #28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	20000398 	.word	0x20000398
 8001ca0:	20000384 	.word	0x20000384
 8001ca4:	20000378 	.word	0x20000378
 8001ca8:	20000274 	.word	0x20000274
 8001cac:	20000270 	.word	0x20000270

08001cb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10b      	bne.n	8001cd8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8001cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cc4:	f383 8811 	msr	BASEPRI, r3
 8001cc8:	f3bf 8f6f 	isb	sy
 8001ccc:	f3bf 8f4f 	dsb	sy
 8001cd0:	60fb      	str	r3, [r7, #12]
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001cd8:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <vTaskPlaceOnEventList+0x48>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	3318      	adds	r3, #24
 8001cde:	4619      	mov	r1, r3
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff f860 	bl	8000da6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	6838      	ldr	r0, [r7, #0]
 8001cea:	f000 fb67 	bl	80023bc <prvAddCurrentTaskToDelayedList>
}
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000270 	.word	0x20000270

08001cfc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10b      	bne.n	8001d2a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8001d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d16:	f383 8811 	msr	BASEPRI, r3
 8001d1a:	f3bf 8f6f 	isb	sy
 8001d1e:	f3bf 8f4f 	dsb	sy
 8001d22:	60fb      	str	r3, [r7, #12]
}
 8001d24:	bf00      	nop
 8001d26:	bf00      	nop
 8001d28:	e7fd      	b.n	8001d26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	3318      	adds	r3, #24
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff f872 	bl	8000e18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d34:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <xTaskRemoveFromEventList+0xb0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d11c      	bne.n	8001d76 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff f869 	bl	8000e18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	409a      	lsls	r2, r3
 8001d4e:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <xTaskRemoveFromEventList+0xb4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	4a16      	ldr	r2, [pc, #88]	@ (8001db0 <xTaskRemoveFromEventList+0xb4>)
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4a13      	ldr	r2, [pc, #76]	@ (8001db4 <xTaskRemoveFromEventList+0xb8>)
 8001d66:	441a      	add	r2, r3
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	3304      	adds	r3, #4
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4610      	mov	r0, r2
 8001d70:	f7fe fff5 	bl	8000d5e <vListInsertEnd>
 8001d74:	e005      	b.n	8001d82 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	3318      	adds	r3, #24
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480e      	ldr	r0, [pc, #56]	@ (8001db8 <xTaskRemoveFromEventList+0xbc>)
 8001d7e:	f7fe ffee 	bl	8000d5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d86:	4b0d      	ldr	r3, [pc, #52]	@ (8001dbc <xTaskRemoveFromEventList+0xc0>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d905      	bls.n	8001d9c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001d94:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <xTaskRemoveFromEventList+0xc4>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	e001      	b.n	8001da0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001da0:	697b      	ldr	r3, [r7, #20]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000398 	.word	0x20000398
 8001db0:	20000378 	.word	0x20000378
 8001db4:	20000274 	.word	0x20000274
 8001db8:	20000330 	.word	0x20000330
 8001dbc:	20000270 	.word	0x20000270
 8001dc0:	20000384 	.word	0x20000384

08001dc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001dcc:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <vTaskInternalSetTimeOutState+0x24>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <vTaskInternalSetTimeOutState+0x28>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	605a      	str	r2, [r3, #4]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	20000388 	.word	0x20000388
 8001dec:	20000374 	.word	0x20000374

08001df0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b088      	sub	sp, #32
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10b      	bne.n	8001e18 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8001e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e04:	f383 8811 	msr	BASEPRI, r3
 8001e08:	f3bf 8f6f 	isb	sy
 8001e0c:	f3bf 8f4f 	dsb	sy
 8001e10:	613b      	str	r3, [r7, #16]
}
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10b      	bne.n	8001e36 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8001e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e22:	f383 8811 	msr	BASEPRI, r3
 8001e26:	f3bf 8f6f 	isb	sy
 8001e2a:	f3bf 8f4f 	dsb	sy
 8001e2e:	60fb      	str	r3, [r7, #12]
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	e7fd      	b.n	8001e32 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8001e36:	f000 fc57 	bl	80026e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb0 <xTaskCheckForTimeOut+0xc0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e52:	d102      	bne.n	8001e5a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61fb      	str	r3, [r7, #28]
 8001e58:	e023      	b.n	8001ea2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <xTaskCheckForTimeOut+0xc4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d007      	beq.n	8001e76 <xTaskCheckForTimeOut+0x86>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d302      	bcc.n	8001e76 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	e015      	b.n	8001ea2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d20b      	bcs.n	8001e98 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	1ad2      	subs	r2, r2, r3
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ff99 	bl	8001dc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	e004      	b.n	8001ea2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8001ea2:	f000 fc53 	bl	800274c <vPortExitCritical>

	return xReturn;
 8001ea6:	69fb      	ldr	r3, [r7, #28]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3720      	adds	r7, #32
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000374 	.word	0x20000374
 8001eb4:	20000388 	.word	0x20000388

08001eb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <vTaskMissedYield+0x14>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	601a      	str	r2, [r3, #0]
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	20000384 	.word	0x20000384

08001ed0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001ed8:	f000 f852 	bl	8001f80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <prvIdleTask+0x28>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d9f9      	bls.n	8001ed8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001ee4:	4b05      	ldr	r3, [pc, #20]	@ (8001efc <prvIdleTask+0x2c>)
 8001ee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	f3bf 8f4f 	dsb	sy
 8001ef0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001ef4:	e7f0      	b.n	8001ed8 <prvIdleTask+0x8>
 8001ef6:	bf00      	nop
 8001ef8:	20000274 	.word	0x20000274
 8001efc:	e000ed04 	.word	0xe000ed04

08001f00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	e00c      	b.n	8001f26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4a12      	ldr	r2, [pc, #72]	@ (8001f60 <prvInitialiseTaskLists+0x60>)
 8001f18:	4413      	add	r3, r2
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7fe fef2 	bl	8000d04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3301      	adds	r3, #1
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b06      	cmp	r3, #6
 8001f2a:	d9ef      	bls.n	8001f0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001f2c:	480d      	ldr	r0, [pc, #52]	@ (8001f64 <prvInitialiseTaskLists+0x64>)
 8001f2e:	f7fe fee9 	bl	8000d04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001f32:	480d      	ldr	r0, [pc, #52]	@ (8001f68 <prvInitialiseTaskLists+0x68>)
 8001f34:	f7fe fee6 	bl	8000d04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001f38:	480c      	ldr	r0, [pc, #48]	@ (8001f6c <prvInitialiseTaskLists+0x6c>)
 8001f3a:	f7fe fee3 	bl	8000d04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001f3e:	480c      	ldr	r0, [pc, #48]	@ (8001f70 <prvInitialiseTaskLists+0x70>)
 8001f40:	f7fe fee0 	bl	8000d04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001f44:	480b      	ldr	r0, [pc, #44]	@ (8001f74 <prvInitialiseTaskLists+0x74>)
 8001f46:	f7fe fedd 	bl	8000d04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <prvInitialiseTaskLists+0x78>)
 8001f4c:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <prvInitialiseTaskLists+0x64>)
 8001f4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <prvInitialiseTaskLists+0x7c>)
 8001f52:	4a05      	ldr	r2, [pc, #20]	@ (8001f68 <prvInitialiseTaskLists+0x68>)
 8001f54:	601a      	str	r2, [r3, #0]
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000274 	.word	0x20000274
 8001f64:	20000300 	.word	0x20000300
 8001f68:	20000314 	.word	0x20000314
 8001f6c:	20000330 	.word	0x20000330
 8001f70:	20000344 	.word	0x20000344
 8001f74:	2000035c 	.word	0x2000035c
 8001f78:	20000328 	.word	0x20000328
 8001f7c:	2000032c 	.word	0x2000032c

08001f80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001f86:	e019      	b.n	8001fbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001f88:	f000 fbae 	bl	80026e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f8c:	4b10      	ldr	r3, [pc, #64]	@ (8001fd0 <prvCheckTasksWaitingTermination+0x50>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3304      	adds	r3, #4
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe ff3d 	bl	8000e18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd4 <prvCheckTasksWaitingTermination+0x54>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd4 <prvCheckTasksWaitingTermination+0x54>)
 8001fa6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <prvCheckTasksWaitingTermination+0x58>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	3b01      	subs	r3, #1
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <prvCheckTasksWaitingTermination+0x58>)
 8001fb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001fb2:	f000 fbcb 	bl	800274c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f810 	bl	8001fdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001fbc:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <prvCheckTasksWaitingTermination+0x58>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1e1      	bne.n	8001f88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000344 	.word	0x20000344
 8001fd4:	20000370 	.word	0x20000370
 8001fd8:	20000358 	.word	0x20000358

08001fdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fd2b 	bl	8002a44 <vPortFree>
			vPortFree( pxTCB );
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 fd28 	bl	8002a44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001ff4:	bf00      	nop
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002002:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <prvResetNextTaskUnblockTime+0x38>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d104      	bne.n	8002016 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800200c:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <prvResetNextTaskUnblockTime+0x3c>)
 800200e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002012:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002014:	e008      	b.n	8002028 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002016:	4b07      	ldr	r3, [pc, #28]	@ (8002034 <prvResetNextTaskUnblockTime+0x38>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <prvResetNextTaskUnblockTime+0x3c>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	20000328 	.word	0x20000328
 8002038:	20000390 	.word	0x20000390

0800203c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002042:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <xTaskGetSchedulerState+0x34>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800204a:	2301      	movs	r3, #1
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	e008      	b.n	8002062 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <xTaskGetSchedulerState+0x38>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d102      	bne.n	800205e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002058:	2302      	movs	r3, #2
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	e001      	b.n	8002062 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002062:	687b      	ldr	r3, [r7, #4]
	}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	2000037c 	.word	0x2000037c
 8002074:	20000398 	.word	0x20000398

08002078 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d05e      	beq.n	800214c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002092:	4b31      	ldr	r3, [pc, #196]	@ (8002158 <xTaskPriorityInherit+0xe0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	429a      	cmp	r2, r3
 800209a:	d24e      	bcs.n	800213a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	db06      	blt.n	80020b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002158 <xTaskPriorityInherit+0xe0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	f1c3 0207 	rsb	r2, r3, #7
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	6959      	ldr	r1, [r3, #20]
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020ba:	4613      	mov	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4413      	add	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4a26      	ldr	r2, [pc, #152]	@ (800215c <xTaskPriorityInherit+0xe4>)
 80020c4:	4413      	add	r3, r2
 80020c6:	4299      	cmp	r1, r3
 80020c8:	d12f      	bne.n	800212a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	3304      	adds	r3, #4
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fea2 	bl	8000e18 <uxListRemove>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10a      	bne.n	80020f0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020de:	2201      	movs	r2, #1
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	43da      	mvns	r2, r3
 80020e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002160 <xTaskPriorityInherit+0xe8>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4013      	ands	r3, r2
 80020ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002160 <xTaskPriorityInherit+0xe8>)
 80020ee:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80020f0:	4b19      	ldr	r3, [pc, #100]	@ (8002158 <xTaskPriorityInherit+0xe0>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fe:	2201      	movs	r2, #1
 8002100:	409a      	lsls	r2, r3
 8002102:	4b17      	ldr	r3, [pc, #92]	@ (8002160 <xTaskPriorityInherit+0xe8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4313      	orrs	r3, r2
 8002108:	4a15      	ldr	r2, [pc, #84]	@ (8002160 <xTaskPriorityInherit+0xe8>)
 800210a:	6013      	str	r3, [r2, #0]
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4a10      	ldr	r2, [pc, #64]	@ (800215c <xTaskPriorityInherit+0xe4>)
 800211a:	441a      	add	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	3304      	adds	r3, #4
 8002120:	4619      	mov	r1, r3
 8002122:	4610      	mov	r0, r2
 8002124:	f7fe fe1b 	bl	8000d5e <vListInsertEnd>
 8002128:	e004      	b.n	8002134 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800212a:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <xTaskPriorityInherit+0xe0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8002134:	2301      	movs	r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	e008      	b.n	800214c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800213e:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <xTaskPriorityInherit+0xe0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002144:	429a      	cmp	r2, r3
 8002146:	d201      	bcs.n	800214c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8002148:	2301      	movs	r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800214c:	68fb      	ldr	r3, [r7, #12]
	}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000270 	.word	0x20000270
 800215c:	20000274 	.word	0x20000274
 8002160:	20000378 	.word	0x20000378

08002164 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d070      	beq.n	800225c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800217a:	4b3b      	ldr	r3, [pc, #236]	@ (8002268 <xTaskPriorityDisinherit+0x104>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	d00b      	beq.n	800219c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8002184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002188:	f383 8811 	msr	BASEPRI, r3
 800218c:	f3bf 8f6f 	isb	sy
 8002190:	f3bf 8f4f 	dsb	sy
 8002194:	60fb      	str	r3, [r7, #12]
}
 8002196:	bf00      	nop
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d10b      	bne.n	80021bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80021a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021a8:	f383 8811 	msr	BASEPRI, r3
 80021ac:	f3bf 8f6f 	isb	sy
 80021b0:	f3bf 8f4f 	dsb	sy
 80021b4:	60bb      	str	r3, [r7, #8]
}
 80021b6:	bf00      	nop
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021c0:	1e5a      	subs	r2, r3, #1
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d044      	beq.n	800225c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d140      	bne.n	800225c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	3304      	adds	r3, #4
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe fe1a 	bl	8000e18 <uxListRemove>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d115      	bne.n	8002216 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ee:	491f      	ldr	r1, [pc, #124]	@ (800226c <xTaskPriorityDisinherit+0x108>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10a      	bne.n	8002216 <xTaskPriorityDisinherit+0xb2>
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002204:	2201      	movs	r2, #1
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43da      	mvns	r2, r3
 800220c:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <xTaskPriorityDisinherit+0x10c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4013      	ands	r3, r2
 8002212:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <xTaskPriorityDisinherit+0x10c>)
 8002214:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002222:	f1c3 0207 	rsb	r2, r3, #7
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	2201      	movs	r2, #1
 8002230:	409a      	lsls	r2, r3
 8002232:	4b0f      	ldr	r3, [pc, #60]	@ (8002270 <xTaskPriorityDisinherit+0x10c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4313      	orrs	r3, r2
 8002238:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <xTaskPriorityDisinherit+0x10c>)
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4a08      	ldr	r2, [pc, #32]	@ (800226c <xTaskPriorityDisinherit+0x108>)
 800224a:	441a      	add	r2, r3
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	3304      	adds	r3, #4
 8002250:	4619      	mov	r1, r3
 8002252:	4610      	mov	r0, r2
 8002254:	f7fe fd83 	bl	8000d5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002258:	2301      	movs	r3, #1
 800225a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800225c:	697b      	ldr	r3, [r7, #20]
	}
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000270 	.word	0x20000270
 800226c:	20000274 	.word	0x20000274
 8002270:	20000378 	.word	0x20000378

08002274 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002282:	2301      	movs	r3, #1
 8002284:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d079      	beq.n	8002380 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10b      	bne.n	80022ac <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8002294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002298:	f383 8811 	msr	BASEPRI, r3
 800229c:	f3bf 8f6f 	isb	sy
 80022a0:	f3bf 8f4f 	dsb	sy
 80022a4:	60fb      	str	r3, [r7, #12]
}
 80022a6:	bf00      	nop
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d902      	bls.n	80022bc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	61fb      	str	r3, [r7, #28]
 80022ba:	e002      	b.n	80022c2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c6:	69fa      	ldr	r2, [r7, #28]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d059      	beq.n	8002380 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d154      	bne.n	8002380 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80022d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002388 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d10b      	bne.n	80022f8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80022e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022e4:	f383 8811 	msr	BASEPRI, r3
 80022e8:	f3bf 8f6f 	isb	sy
 80022ec:	f3bf 8f4f 	dsb	sy
 80022f0:	60bb      	str	r3, [r7, #8]
}
 80022f2:	bf00      	nop
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	69fa      	ldr	r2, [r7, #28]
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	2b00      	cmp	r3, #0
 800230a:	db04      	blt.n	8002316 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	f1c3 0207 	rsb	r2, r3, #7
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	6959      	ldr	r1, [r3, #20]
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4613      	mov	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4413      	add	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4a19      	ldr	r2, [pc, #100]	@ (800238c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002326:	4413      	add	r3, r2
 8002328:	4299      	cmp	r1, r3
 800232a:	d129      	bne.n	8002380 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	3304      	adds	r3, #4
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe fd71 	bl	8000e18 <uxListRemove>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10a      	bne.n	8002352 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002340:	2201      	movs	r2, #1
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43da      	mvns	r2, r3
 8002348:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4013      	ands	r3, r2
 800234e:	4a10      	ldr	r2, [pc, #64]	@ (8002390 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8002350:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002356:	2201      	movs	r2, #1
 8002358:	409a      	lsls	r2, r3
 800235a:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4313      	orrs	r3, r2
 8002360:	4a0b      	ldr	r2, [pc, #44]	@ (8002390 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4a06      	ldr	r2, [pc, #24]	@ (800238c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002372:	441a      	add	r2, r3
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	3304      	adds	r3, #4
 8002378:	4619      	mov	r1, r3
 800237a:	4610      	mov	r0, r2
 800237c:	f7fe fcef 	bl	8000d5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002380:	bf00      	nop
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000270 	.word	0x20000270
 800238c:	20000274 	.word	0x20000274
 8002390:	20000378 	.word	0x20000378

08002394 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8002398:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d004      	beq.n	80023aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023a6:	3201      	adds	r2, #1
 80023a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80023aa:	4b03      	ldr	r3, [pc, #12]	@ (80023b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80023ac:	681b      	ldr	r3, [r3, #0]
	}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	20000270 	.word	0x20000270

080023bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80023c6:	4b29      	ldr	r3, [pc, #164]	@ (800246c <prvAddCurrentTaskToDelayedList+0xb0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023cc:	4b28      	ldr	r3, [pc, #160]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	3304      	adds	r3, #4
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe fd20 	bl	8000e18 <uxListRemove>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10b      	bne.n	80023f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80023de:	4b24      	ldr	r3, [pc, #144]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	2201      	movs	r2, #1
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43da      	mvns	r2, r3
 80023ec:	4b21      	ldr	r3, [pc, #132]	@ (8002474 <prvAddCurrentTaskToDelayedList+0xb8>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4013      	ands	r3, r2
 80023f2:	4a20      	ldr	r2, [pc, #128]	@ (8002474 <prvAddCurrentTaskToDelayedList+0xb8>)
 80023f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023fc:	d10a      	bne.n	8002414 <prvAddCurrentTaskToDelayedList+0x58>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d007      	beq.n	8002414 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002404:	4b1a      	ldr	r3, [pc, #104]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	3304      	adds	r3, #4
 800240a:	4619      	mov	r1, r3
 800240c:	481a      	ldr	r0, [pc, #104]	@ (8002478 <prvAddCurrentTaskToDelayedList+0xbc>)
 800240e:	f7fe fca6 	bl	8000d5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002412:	e026      	b.n	8002462 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800241c:	4b14      	ldr	r3, [pc, #80]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002424:	68ba      	ldr	r2, [r7, #8]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	429a      	cmp	r2, r3
 800242a:	d209      	bcs.n	8002440 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800242c:	4b13      	ldr	r3, [pc, #76]	@ (800247c <prvAddCurrentTaskToDelayedList+0xc0>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b0f      	ldr	r3, [pc, #60]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3304      	adds	r3, #4
 8002436:	4619      	mov	r1, r3
 8002438:	4610      	mov	r0, r2
 800243a:	f7fe fcb4 	bl	8000da6 <vListInsert>
}
 800243e:	e010      	b.n	8002462 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002440:	4b0f      	ldr	r3, [pc, #60]	@ (8002480 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	3304      	adds	r3, #4
 800244a:	4619      	mov	r1, r3
 800244c:	4610      	mov	r0, r2
 800244e:	f7fe fcaa 	bl	8000da6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002452:	4b0c      	ldr	r3, [pc, #48]	@ (8002484 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	429a      	cmp	r2, r3
 800245a:	d202      	bcs.n	8002462 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800245c:	4a09      	ldr	r2, [pc, #36]	@ (8002484 <prvAddCurrentTaskToDelayedList+0xc8>)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	6013      	str	r3, [r2, #0]
}
 8002462:	bf00      	nop
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20000374 	.word	0x20000374
 8002470:	20000270 	.word	0x20000270
 8002474:	20000378 	.word	0x20000378
 8002478:	2000035c 	.word	0x2000035c
 800247c:	2000032c 	.word	0x2000032c
 8002480:	20000328 	.word	0x20000328
 8002484:	20000390 	.word	0x20000390

08002488 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3b04      	subs	r3, #4
 8002498:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	3b04      	subs	r3, #4
 80024a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f023 0201 	bic.w	r2, r3, #1
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	3b04      	subs	r3, #4
 80024b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80024b8:	4a0c      	ldr	r2, [pc, #48]	@ (80024ec <pxPortInitialiseStack+0x64>)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	3b14      	subs	r3, #20
 80024c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	3b04      	subs	r3, #4
 80024ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f06f 0202 	mvn.w	r2, #2
 80024d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	3b20      	subs	r3, #32
 80024dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	080024f1 	.word	0x080024f1

080024f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80024fa:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <prvTaskExitError+0x58>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002502:	d00b      	beq.n	800251c <prvTaskExitError+0x2c>
	__asm volatile
 8002504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002508:	f383 8811 	msr	BASEPRI, r3
 800250c:	f3bf 8f6f 	isb	sy
 8002510:	f3bf 8f4f 	dsb	sy
 8002514:	60fb      	str	r3, [r7, #12]
}
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <prvTaskExitError+0x28>
	__asm volatile
 800251c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002520:	f383 8811 	msr	BASEPRI, r3
 8002524:	f3bf 8f6f 	isb	sy
 8002528:	f3bf 8f4f 	dsb	sy
 800252c:	60bb      	str	r3, [r7, #8]
}
 800252e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002530:	bf00      	nop
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0fc      	beq.n	8002532 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002538:	bf00      	nop
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000000 	.word	0x20000000
 800254c:	00000000 	.word	0x00000000

08002550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002550:	4b07      	ldr	r3, [pc, #28]	@ (8002570 <pxCurrentTCBConst2>)
 8002552:	6819      	ldr	r1, [r3, #0]
 8002554:	6808      	ldr	r0, [r1, #0]
 8002556:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800255a:	f380 8809 	msr	PSP, r0
 800255e:	f3bf 8f6f 	isb	sy
 8002562:	f04f 0000 	mov.w	r0, #0
 8002566:	f380 8811 	msr	BASEPRI, r0
 800256a:	4770      	bx	lr
 800256c:	f3af 8000 	nop.w

08002570 <pxCurrentTCBConst2>:
 8002570:	20000270 	.word	0x20000270
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002574:	bf00      	nop
 8002576:	bf00      	nop

08002578 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002578:	4808      	ldr	r0, [pc, #32]	@ (800259c <prvPortStartFirstTask+0x24>)
 800257a:	6800      	ldr	r0, [r0, #0]
 800257c:	6800      	ldr	r0, [r0, #0]
 800257e:	f380 8808 	msr	MSP, r0
 8002582:	f04f 0000 	mov.w	r0, #0
 8002586:	f380 8814 	msr	CONTROL, r0
 800258a:	b662      	cpsie	i
 800258c:	b661      	cpsie	f
 800258e:	f3bf 8f4f 	dsb	sy
 8002592:	f3bf 8f6f 	isb	sy
 8002596:	df00      	svc	0
 8002598:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800259a:	bf00      	nop
 800259c:	e000ed08 	.word	0xe000ed08

080025a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80025a6:	4b47      	ldr	r3, [pc, #284]	@ (80026c4 <xPortStartScheduler+0x124>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a47      	ldr	r2, [pc, #284]	@ (80026c8 <xPortStartScheduler+0x128>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d10b      	bne.n	80025c8 <xPortStartScheduler+0x28>
	__asm volatile
 80025b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b4:	f383 8811 	msr	BASEPRI, r3
 80025b8:	f3bf 8f6f 	isb	sy
 80025bc:	f3bf 8f4f 	dsb	sy
 80025c0:	613b      	str	r3, [r7, #16]
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80025c8:	4b3e      	ldr	r3, [pc, #248]	@ (80026c4 <xPortStartScheduler+0x124>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a3f      	ldr	r2, [pc, #252]	@ (80026cc <xPortStartScheduler+0x12c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d10b      	bne.n	80025ea <xPortStartScheduler+0x4a>
	__asm volatile
 80025d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025d6:	f383 8811 	msr	BASEPRI, r3
 80025da:	f3bf 8f6f 	isb	sy
 80025de:	f3bf 8f4f 	dsb	sy
 80025e2:	60fb      	str	r3, [r7, #12]
}
 80025e4:	bf00      	nop
 80025e6:	bf00      	nop
 80025e8:	e7fd      	b.n	80025e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80025ea:	4b39      	ldr	r3, [pc, #228]	@ (80026d0 <xPortStartScheduler+0x130>)
 80025ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	22ff      	movs	r2, #255	@ 0xff
 80025fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002604:	78fb      	ldrb	r3, [r7, #3]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800260c:	b2da      	uxtb	r2, r3
 800260e:	4b31      	ldr	r3, [pc, #196]	@ (80026d4 <xPortStartScheduler+0x134>)
 8002610:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002612:	4b31      	ldr	r3, [pc, #196]	@ (80026d8 <xPortStartScheduler+0x138>)
 8002614:	2207      	movs	r2, #7
 8002616:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002618:	e009      	b.n	800262e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800261a:	4b2f      	ldr	r3, [pc, #188]	@ (80026d8 <xPortStartScheduler+0x138>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	3b01      	subs	r3, #1
 8002620:	4a2d      	ldr	r2, [pc, #180]	@ (80026d8 <xPortStartScheduler+0x138>)
 8002622:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002624:	78fb      	ldrb	r3, [r7, #3]
 8002626:	b2db      	uxtb	r3, r3
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	b2db      	uxtb	r3, r3
 800262c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800262e:	78fb      	ldrb	r3, [r7, #3]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002636:	2b80      	cmp	r3, #128	@ 0x80
 8002638:	d0ef      	beq.n	800261a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800263a:	4b27      	ldr	r3, [pc, #156]	@ (80026d8 <xPortStartScheduler+0x138>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f1c3 0307 	rsb	r3, r3, #7
 8002642:	2b04      	cmp	r3, #4
 8002644:	d00b      	beq.n	800265e <xPortStartScheduler+0xbe>
	__asm volatile
 8002646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800264a:	f383 8811 	msr	BASEPRI, r3
 800264e:	f3bf 8f6f 	isb	sy
 8002652:	f3bf 8f4f 	dsb	sy
 8002656:	60bb      	str	r3, [r7, #8]
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	e7fd      	b.n	800265a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800265e:	4b1e      	ldr	r3, [pc, #120]	@ (80026d8 <xPortStartScheduler+0x138>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	021b      	lsls	r3, r3, #8
 8002664:	4a1c      	ldr	r2, [pc, #112]	@ (80026d8 <xPortStartScheduler+0x138>)
 8002666:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002668:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <xPortStartScheduler+0x138>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002670:	4a19      	ldr	r2, [pc, #100]	@ (80026d8 <xPortStartScheduler+0x138>)
 8002672:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	b2da      	uxtb	r2, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800267c:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <xPortStartScheduler+0x13c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a16      	ldr	r2, [pc, #88]	@ (80026dc <xPortStartScheduler+0x13c>)
 8002682:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002686:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002688:	4b14      	ldr	r3, [pc, #80]	@ (80026dc <xPortStartScheduler+0x13c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a13      	ldr	r2, [pc, #76]	@ (80026dc <xPortStartScheduler+0x13c>)
 800268e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002692:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002694:	f000 f8da 	bl	800284c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <xPortStartScheduler+0x140>)
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800269e:	f000 f8f9 	bl	8002894 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80026a2:	4b10      	ldr	r3, [pc, #64]	@ (80026e4 <xPortStartScheduler+0x144>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a0f      	ldr	r2, [pc, #60]	@ (80026e4 <xPortStartScheduler+0x144>)
 80026a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80026ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80026ae:	f7ff ff63 	bl	8002578 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80026b2:	f7ff faa1 	bl	8001bf8 <vTaskSwitchContext>
	prvTaskExitError();
 80026b6:	f7ff ff1b 	bl	80024f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	e000ed00 	.word	0xe000ed00
 80026c8:	410fc271 	.word	0x410fc271
 80026cc:	410fc270 	.word	0x410fc270
 80026d0:	e000e400 	.word	0xe000e400
 80026d4:	2000039c 	.word	0x2000039c
 80026d8:	200003a0 	.word	0x200003a0
 80026dc:	e000ed20 	.word	0xe000ed20
 80026e0:	20000000 	.word	0x20000000
 80026e4:	e000ef34 	.word	0xe000ef34

080026e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
	__asm volatile
 80026ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026f2:	f383 8811 	msr	BASEPRI, r3
 80026f6:	f3bf 8f6f 	isb	sy
 80026fa:	f3bf 8f4f 	dsb	sy
 80026fe:	607b      	str	r3, [r7, #4]
}
 8002700:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <vPortEnterCritical+0x5c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	3301      	adds	r3, #1
 8002708:	4a0e      	ldr	r2, [pc, #56]	@ (8002744 <vPortEnterCritical+0x5c>)
 800270a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800270c:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <vPortEnterCritical+0x5c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d110      	bne.n	8002736 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002714:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <vPortEnterCritical+0x60>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00b      	beq.n	8002736 <vPortEnterCritical+0x4e>
	__asm volatile
 800271e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002722:	f383 8811 	msr	BASEPRI, r3
 8002726:	f3bf 8f6f 	isb	sy
 800272a:	f3bf 8f4f 	dsb	sy
 800272e:	603b      	str	r3, [r7, #0]
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	e7fd      	b.n	8002732 <vPortEnterCritical+0x4a>
	}
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	20000000 	.word	0x20000000
 8002748:	e000ed04 	.word	0xe000ed04

0800274c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002752:	4b12      	ldr	r3, [pc, #72]	@ (800279c <vPortExitCritical+0x50>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10b      	bne.n	8002772 <vPortExitCritical+0x26>
	__asm volatile
 800275a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800275e:	f383 8811 	msr	BASEPRI, r3
 8002762:	f3bf 8f6f 	isb	sy
 8002766:	f3bf 8f4f 	dsb	sy
 800276a:	607b      	str	r3, [r7, #4]
}
 800276c:	bf00      	nop
 800276e:	bf00      	nop
 8002770:	e7fd      	b.n	800276e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002772:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <vPortExitCritical+0x50>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3b01      	subs	r3, #1
 8002778:	4a08      	ldr	r2, [pc, #32]	@ (800279c <vPortExitCritical+0x50>)
 800277a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800277c:	4b07      	ldr	r3, [pc, #28]	@ (800279c <vPortExitCritical+0x50>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d105      	bne.n	8002790 <vPortExitCritical+0x44>
 8002784:	2300      	movs	r3, #0
 8002786:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800278e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	20000000 	.word	0x20000000

080027a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80027a0:	f3ef 8009 	mrs	r0, PSP
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <pxCurrentTCBConst>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	f01e 0f10 	tst.w	lr, #16
 80027b0:	bf08      	it	eq
 80027b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80027b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027ba:	6010      	str	r0, [r2, #0]
 80027bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80027c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80027c4:	f380 8811 	msr	BASEPRI, r0
 80027c8:	f3bf 8f4f 	dsb	sy
 80027cc:	f3bf 8f6f 	isb	sy
 80027d0:	f7ff fa12 	bl	8001bf8 <vTaskSwitchContext>
 80027d4:	f04f 0000 	mov.w	r0, #0
 80027d8:	f380 8811 	msr	BASEPRI, r0
 80027dc:	bc09      	pop	{r0, r3}
 80027de:	6819      	ldr	r1, [r3, #0]
 80027e0:	6808      	ldr	r0, [r1, #0]
 80027e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027e6:	f01e 0f10 	tst.w	lr, #16
 80027ea:	bf08      	it	eq
 80027ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80027f0:	f380 8809 	msr	PSP, r0
 80027f4:	f3bf 8f6f 	isb	sy
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	f3af 8000 	nop.w

08002800 <pxCurrentTCBConst>:
 8002800:	20000270 	.word	0x20000270
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop

08002808 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
	__asm volatile
 800280e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002812:	f383 8811 	msr	BASEPRI, r3
 8002816:	f3bf 8f6f 	isb	sy
 800281a:	f3bf 8f4f 	dsb	sy
 800281e:	607b      	str	r3, [r7, #4]
}
 8002820:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002822:	f7ff f92f 	bl	8001a84 <xTaskIncrementTick>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <SysTick_Handler+0x40>)
 800282e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	2300      	movs	r3, #0
 8002836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	f383 8811 	msr	BASEPRI, r3
}
 800283e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002840:	bf00      	nop
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	e000ed04 	.word	0xe000ed04

0800284c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002850:	4b0b      	ldr	r3, [pc, #44]	@ (8002880 <vPortSetupTimerInterrupt+0x34>)
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002856:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <vPortSetupTimerInterrupt+0x38>)
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800285c:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <vPortSetupTimerInterrupt+0x3c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a0a      	ldr	r2, [pc, #40]	@ (800288c <vPortSetupTimerInterrupt+0x40>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	099b      	lsrs	r3, r3, #6
 8002868:	4a09      	ldr	r2, [pc, #36]	@ (8002890 <vPortSetupTimerInterrupt+0x44>)
 800286a:	3b01      	subs	r3, #1
 800286c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800286e:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <vPortSetupTimerInterrupt+0x34>)
 8002870:	2207      	movs	r2, #7
 8002872:	601a      	str	r2, [r3, #0]
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	e000e010 	.word	0xe000e010
 8002884:	e000e018 	.word	0xe000e018
 8002888:	20000088 	.word	0x20000088
 800288c:	10624dd3 	.word	0x10624dd3
 8002890:	e000e014 	.word	0xe000e014

08002894 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002894:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80028a4 <vPortEnableVFP+0x10>
 8002898:	6801      	ldr	r1, [r0, #0]
 800289a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800289e:	6001      	str	r1, [r0, #0]
 80028a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80028a2:	bf00      	nop
 80028a4:	e000ed88 	.word	0xe000ed88

080028a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	@ 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80028b4:	f7ff f83a 	bl	800192c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80028b8:	4b5c      	ldr	r3, [pc, #368]	@ (8002a2c <pvPortMalloc+0x184>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80028c0:	f000 f924 	bl	8002b0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80028c4:	4b5a      	ldr	r3, [pc, #360]	@ (8002a30 <pvPortMalloc+0x188>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f040 8095 	bne.w	80029fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01e      	beq.n	8002916 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80028d8:	2208      	movs	r2, #8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d015      	beq.n	8002916 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f023 0307 	bic.w	r3, r3, #7
 80028f0:	3308      	adds	r3, #8
 80028f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00b      	beq.n	8002916 <pvPortMalloc+0x6e>
	__asm volatile
 80028fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002902:	f383 8811 	msr	BASEPRI, r3
 8002906:	f3bf 8f6f 	isb	sy
 800290a:	f3bf 8f4f 	dsb	sy
 800290e:	617b      	str	r3, [r7, #20]
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	e7fd      	b.n	8002912 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d06f      	beq.n	80029fc <pvPortMalloc+0x154>
 800291c:	4b45      	ldr	r3, [pc, #276]	@ (8002a34 <pvPortMalloc+0x18c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	429a      	cmp	r2, r3
 8002924:	d86a      	bhi.n	80029fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002926:	4b44      	ldr	r3, [pc, #272]	@ (8002a38 <pvPortMalloc+0x190>)
 8002928:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800292a:	4b43      	ldr	r3, [pc, #268]	@ (8002a38 <pvPortMalloc+0x190>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002930:	e004      	b.n	800293c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800293c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	429a      	cmp	r2, r3
 8002944:	d903      	bls.n	800294e <pvPortMalloc+0xa6>
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f1      	bne.n	8002932 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800294e:	4b37      	ldr	r3, [pc, #220]	@ (8002a2c <pvPortMalloc+0x184>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002954:	429a      	cmp	r2, r3
 8002956:	d051      	beq.n	80029fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2208      	movs	r2, #8
 800295e:	4413      	add	r3, r2
 8002960:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	1ad2      	subs	r2, r2, r3
 8002972:	2308      	movs	r3, #8
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	429a      	cmp	r2, r3
 8002978:	d920      	bls.n	80029bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800297a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4413      	add	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00b      	beq.n	80029a4 <pvPortMalloc+0xfc>
	__asm volatile
 800298c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002990:	f383 8811 	msr	BASEPRI, r3
 8002994:	f3bf 8f6f 	isb	sy
 8002998:	f3bf 8f4f 	dsb	sy
 800299c:	613b      	str	r3, [r7, #16]
}
 800299e:	bf00      	nop
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	1ad2      	subs	r2, r2, r3
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80029b6:	69b8      	ldr	r0, [r7, #24]
 80029b8:	f000 f90a 	bl	8002bd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80029bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <pvPortMalloc+0x18c>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002a34 <pvPortMalloc+0x18c>)
 80029c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80029ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <pvPortMalloc+0x18c>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <pvPortMalloc+0x194>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d203      	bcs.n	80029de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80029d6:	4b17      	ldr	r3, [pc, #92]	@ (8002a34 <pvPortMalloc+0x18c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a18      	ldr	r2, [pc, #96]	@ (8002a3c <pvPortMalloc+0x194>)
 80029dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <pvPortMalloc+0x188>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	2200      	movs	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80029f2:	4b13      	ldr	r3, [pc, #76]	@ (8002a40 <pvPortMalloc+0x198>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	3301      	adds	r3, #1
 80029f8:	4a11      	ldr	r2, [pc, #68]	@ (8002a40 <pvPortMalloc+0x198>)
 80029fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80029fc:	f7fe ffa4 	bl	8001948 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00b      	beq.n	8002a22 <pvPortMalloc+0x17a>
	__asm volatile
 8002a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a0e:	f383 8811 	msr	BASEPRI, r3
 8002a12:	f3bf 8f6f 	isb	sy
 8002a16:	f3bf 8f4f 	dsb	sy
 8002a1a:	60fb      	str	r3, [r7, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	bf00      	nop
 8002a20:	e7fd      	b.n	8002a1e <pvPortMalloc+0x176>
	return pvReturn;
 8002a22:	69fb      	ldr	r3, [r7, #28]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3728      	adds	r7, #40	@ 0x28
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20003fac 	.word	0x20003fac
 8002a30:	20003fc0 	.word	0x20003fc0
 8002a34:	20003fb0 	.word	0x20003fb0
 8002a38:	20003fa4 	.word	0x20003fa4
 8002a3c:	20003fb4 	.word	0x20003fb4
 8002a40:	20003fb8 	.word	0x20003fb8

08002a44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d04f      	beq.n	8002af6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002a56:	2308      	movs	r3, #8
 8002a58:	425b      	negs	r3, r3
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	4b25      	ldr	r3, [pc, #148]	@ (8002b00 <vPortFree+0xbc>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10b      	bne.n	8002a8a <vPortFree+0x46>
	__asm volatile
 8002a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a76:	f383 8811 	msr	BASEPRI, r3
 8002a7a:	f3bf 8f6f 	isb	sy
 8002a7e:	f3bf 8f4f 	dsb	sy
 8002a82:	60fb      	str	r3, [r7, #12]
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	e7fd      	b.n	8002a86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00b      	beq.n	8002aaa <vPortFree+0x66>
	__asm volatile
 8002a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a96:	f383 8811 	msr	BASEPRI, r3
 8002a9a:	f3bf 8f6f 	isb	sy
 8002a9e:	f3bf 8f4f 	dsb	sy
 8002aa2:	60bb      	str	r3, [r7, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	e7fd      	b.n	8002aa6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	4b14      	ldr	r3, [pc, #80]	@ (8002b00 <vPortFree+0xbc>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01e      	beq.n	8002af6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d11a      	bne.n	8002af6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8002b00 <vPortFree+0xbc>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	401a      	ands	r2, r3
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002ad0:	f7fe ff2c 	bl	800192c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b04 <vPortFree+0xc0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4413      	add	r3, r2
 8002ade:	4a09      	ldr	r2, [pc, #36]	@ (8002b04 <vPortFree+0xc0>)
 8002ae0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002ae2:	6938      	ldr	r0, [r7, #16]
 8002ae4:	f000 f874 	bl	8002bd0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002ae8:	4b07      	ldr	r3, [pc, #28]	@ (8002b08 <vPortFree+0xc4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	3301      	adds	r3, #1
 8002aee:	4a06      	ldr	r2, [pc, #24]	@ (8002b08 <vPortFree+0xc4>)
 8002af0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002af2:	f7fe ff29 	bl	8001948 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002af6:	bf00      	nop
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20003fc0 	.word	0x20003fc0
 8002b04:	20003fb0 	.word	0x20003fb0
 8002b08:	20003fbc 	.word	0x20003fbc

08002b0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002b12:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002b16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002b18:	4b27      	ldr	r3, [pc, #156]	@ (8002bb8 <prvHeapInit+0xac>)
 8002b1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00c      	beq.n	8002b40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	3307      	adds	r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f023 0307 	bic.w	r3, r3, #7
 8002b32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002b34:	68ba      	ldr	r2, [r7, #8]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb8 <prvHeapInit+0xac>)
 8002b3c:	4413      	add	r3, r2
 8002b3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002b44:	4a1d      	ldr	r2, [pc, #116]	@ (8002bbc <prvHeapInit+0xb0>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bbc <prvHeapInit+0xb0>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	4413      	add	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002b58:	2208      	movs	r2, #8
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f023 0307 	bic.w	r3, r3, #7
 8002b66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4a15      	ldr	r2, [pc, #84]	@ (8002bc0 <prvHeapInit+0xb4>)
 8002b6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002b6e:	4b14      	ldr	r3, [pc, #80]	@ (8002bc0 <prvHeapInit+0xb4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2200      	movs	r2, #0
 8002b74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002b76:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <prvHeapInit+0xb4>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	1ad2      	subs	r2, r2, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <prvHeapInit+0xb4>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc4 <prvHeapInit+0xb8>)
 8002b9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	4a09      	ldr	r2, [pc, #36]	@ (8002bc8 <prvHeapInit+0xbc>)
 8002ba2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002ba4:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <prvHeapInit+0xc0>)
 8002ba6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002baa:	601a      	str	r2, [r3, #0]
}
 8002bac:	bf00      	nop
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	200003a4 	.word	0x200003a4
 8002bbc:	20003fa4 	.word	0x20003fa4
 8002bc0:	20003fac 	.word	0x20003fac
 8002bc4:	20003fb4 	.word	0x20003fb4
 8002bc8:	20003fb0 	.word	0x20003fb0
 8002bcc:	20003fc0 	.word	0x20003fc0

08002bd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002bd8:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <prvInsertBlockIntoFreeList+0xac>)
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	e002      	b.n	8002be4 <prvInsertBlockIntoFreeList+0x14>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d8f7      	bhi.n	8002bde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d108      	bne.n	8002c12 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	441a      	add	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	441a      	add	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d118      	bne.n	8002c58 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	4b15      	ldr	r3, [pc, #84]	@ (8002c80 <prvInsertBlockIntoFreeList+0xb0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d00d      	beq.n	8002c4e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	441a      	add	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	e008      	b.n	8002c60 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <prvInsertBlockIntoFreeList+0xb0>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	e003      	b.n	8002c60 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d002      	beq.n	8002c6e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c6e:	bf00      	nop
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20003fa4 	.word	0x20003fa4
 8002c80:	20003fac 	.word	0x20003fac

08002c84 <pa1_adc_init>:
#define CR1_EOCIE		(1U<<5)



void pa1_adc_init(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
	/***Configure the ADC GPIO pin ***/

	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8002c88:	4b14      	ldr	r3, [pc, #80]	@ (8002cdc <pa1_adc_init+0x58>)
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8c:	4a13      	ldr	r2, [pc, #76]	@ (8002cdc <pa1_adc_init+0x58>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA1 to analog*/
	GPIOA->MODER |=(1U<<2);
 8002c94:	4b12      	ldr	r3, [pc, #72]	@ (8002ce0 <pa1_adc_init+0x5c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a11      	ldr	r2, [pc, #68]	@ (8002ce0 <pa1_adc_init+0x5c>)
 8002c9a:	f043 0304 	orr.w	r3, r3, #4
 8002c9e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<3);
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce0 <pa1_adc_init+0x5c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8002ce0 <pa1_adc_init+0x5c>)
 8002ca6:	f043 0308 	orr.w	r3, r3, #8
 8002caa:	6013      	str	r3, [r2, #0]
	/***Configure the ADC module***/
	/*Enable clock access to ADC */
	RCC->APB2ENR |= ADC1EN;
 8002cac:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <pa1_adc_init+0x58>)
 8002cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8002cdc <pa1_adc_init+0x58>)
 8002cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cb6:	6453      	str	r3, [r2, #68]	@ 0x44

	/*Conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce4 <pa1_adc_init+0x60>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	635a      	str	r2, [r3, #52]	@ 0x34

	/*Conversion sequence length*/
	ADC1->SQR1 = ADC_SEQ_LEN_1;
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <pa1_adc_init+0x60>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |= CR2_AD0N;
 8002cc4:	4b07      	ldr	r3, [pc, #28]	@ (8002ce4 <pa1_adc_init+0x60>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	4a06      	ldr	r2, [pc, #24]	@ (8002ce4 <pa1_adc_init+0x60>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6093      	str	r3, [r2, #8]
}
 8002cd0:	bf00      	nop
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	40020000 	.word	0x40020000
 8002ce4:	40012000 	.word	0x40012000

08002ce8 <start_conversion>:


void start_conversion(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |= CR2_CONT;
 8002cec:	4b08      	ldr	r3, [pc, #32]	@ (8002d10 <start_conversion+0x28>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	4a07      	ldr	r2, [pc, #28]	@ (8002d10 <start_conversion+0x28>)
 8002cf2:	f043 0302 	orr.w	r3, r3, #2
 8002cf6:	6093      	str	r3, [r2, #8]
	/*Start adc conversion*/
	ADC1->CR2 |= CR2_SWSTART;
 8002cf8:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <start_conversion+0x28>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	4a04      	ldr	r2, [pc, #16]	@ (8002d10 <start_conversion+0x28>)
 8002cfe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d02:	6093      	str	r3, [r2, #8]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40012000 	.word	0x40012000

08002d14 <adc_read>:



uint32_t adc_read(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
	/*Wait for conversion to be complete*/
	while(!(ADC1->SR & SR_EOC)){}
 8002d18:	bf00      	nop
 8002d1a:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <adc_read+0x20>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f9      	beq.n	8002d1a <adc_read+0x6>

	/*Read converted result*/
	return (ADC1->DR);
 8002d26:	4b03      	ldr	r3, [pc, #12]	@ (8002d34 <adc_read+0x20>)
 8002d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40012000 	.word	0x40012000

08002d38 <rx_fifo_init>:
volatile rx_dataType * rx_get_pt;


/*Initialize the fifo*/
void rx_fifo_init(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
	/*Reset fifo*/
	rx_put_pt =  rx_get_pt =  &RX_FIFO[0];
 8002d3c:	4b05      	ldr	r3, [pc, #20]	@ (8002d54 <rx_fifo_init+0x1c>)
 8002d3e:	4a06      	ldr	r2, [pc, #24]	@ (8002d58 <rx_fifo_init+0x20>)
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <rx_fifo_init+0x1c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a05      	ldr	r2, [pc, #20]	@ (8002d5c <rx_fifo_init+0x24>)
 8002d48:	6013      	str	r3, [r2, #0]
}
 8002d4a:	bf00      	nop
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	20004478 	.word	0x20004478
 8002d58:	20003fc4 	.word	0x20003fc4
 8002d5c:	20004474 	.word	0x20004474

08002d60 <rx_fifo_put>:

/*Put data into rx fifo*/
uint8_t rx_fifo_put(rx_dataType data)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
	rx_dataType volatile *rx_next_put_pt;

	rx_next_put_pt =  rx_put_pt + 1;
 8002d68:	4b0f      	ldr	r3, [pc, #60]	@ (8002da8 <rx_fifo_put+0x48>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	60fb      	str	r3, [r7, #12]

	/*Check if at the end*/
	if( rx_next_put_pt == &RX_FIFO[RXFIFOSIZE])
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4a0e      	ldr	r2, [pc, #56]	@ (8002dac <rx_fifo_put+0x4c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d101      	bne.n	8002d7c <rx_fifo_put+0x1c>
	{
		/*Wrap around*/
		rx_next_put_pt =  &RX_FIFO[0];
 8002d78:	4b0d      	ldr	r3, [pc, #52]	@ (8002db0 <rx_fifo_put+0x50>)
 8002d7a:	60fb      	str	r3, [r7, #12]
	}

	if(rx_next_put_pt == rx_get_pt)
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002db4 <rx_fifo_put+0x54>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d101      	bne.n	8002d8a <rx_fifo_put+0x2a>
	{
		return (RXFIFOFAIL);
 8002d86:	2300      	movs	r3, #0
 8002d88:	e007      	b.n	8002d9a <rx_fifo_put+0x3a>
	}
	else
	{
		/*Put data into fifo*/
		*(rx_put_pt) =  data;
 8002d8a:	4b07      	ldr	r3, [pc, #28]	@ (8002da8 <rx_fifo_put+0x48>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	601a      	str	r2, [r3, #0]

		 rx_put_pt  =  rx_next_put_pt;
 8002d92:	4a05      	ldr	r2, [pc, #20]	@ (8002da8 <rx_fifo_put+0x48>)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6013      	str	r3, [r2, #0]

		 return (RXFIFOSUCCESS);
 8002d98:	2301      	movs	r3, #1
	}
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20004474 	.word	0x20004474
 8002dac:	20004474 	.word	0x20004474
 8002db0:	20003fc4 	.word	0x20003fc4
 8002db4:	20004478 	.word	0x20004478

08002db8 <rx_fifo_get>:


/*Get data from fifo*/
uint8_t rx_fifo_get(rx_dataType * datapt)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
	/*Check if fifo is empty*/
	if(rx_put_pt == rx_get_pt)
 8002dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <rx_fifo_get+0x48>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e04 <rx_fifo_get+0x4c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d101      	bne.n	8002dd0 <rx_fifo_get+0x18>
	{
		/*Fifo empty*/
		return (RXFIFOFAIL);
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e010      	b.n	8002df2 <rx_fifo_get+0x3a>
	}

	/*Get the data*/
	*datapt =  *(rx_get_pt++);
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <rx_fifo_get+0x4c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	1d1a      	adds	r2, r3, #4
 8002dd6:	490b      	ldr	r1, [pc, #44]	@ (8002e04 <rx_fifo_get+0x4c>)
 8002dd8:	600a      	str	r2, [r1, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	601a      	str	r2, [r3, #0]

	/*Check if at the end*/
	if( rx_get_pt == &RX_FIFO[RXFIFOSIZE])
 8002de0:	4b08      	ldr	r3, [pc, #32]	@ (8002e04 <rx_fifo_get+0x4c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a08      	ldr	r2, [pc, #32]	@ (8002e08 <rx_fifo_get+0x50>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d102      	bne.n	8002df0 <rx_fifo_get+0x38>
	{
		/*Wrap around*/
		rx_get_pt =  &RX_FIFO[0];
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <rx_fifo_get+0x4c>)
 8002dec:	4a07      	ldr	r2, [pc, #28]	@ (8002e0c <rx_fifo_get+0x54>)
 8002dee:	601a      	str	r2, [r3, #0]
	}

	return (RXFIFOSUCCESS);
 8002df0:	2301      	movs	r3, #1
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	20004474 	.word	0x20004474
 8002e04:	20004478 	.word	0x20004478
 8002e08:	20004474 	.word	0x20004474
 8002e0c:	20003fc4 	.word	0x20003fc4

08002e10 <main>:
rx_dataType sensor_data_buffer[RXFIFOSIZE];
float32_t f32_sensor_data_buffer[RXFIFOSIZE];


int main(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af02      	add	r7, sp, #8

	// Enable FPU
	fpu_enable();
 8002e16:	f000 f971 	bl	80030fc <fpu_enable>

	// Initialize the UART
	uart2_tx_init();
 8002e1a:	f000 faab 	bl	8003374 <uart2_tx_init>

	// Initialize the ADC
	pa1_adc_init();
 8002e1e:	f7ff ff31 	bl	8002c84 <pa1_adc_init>

	// Start ADC conversion
	// This command must be executed BEFORE the TIMER 2 interrupt is initialized!
	start_conversion();
 8002e22:	f7ff ff61 	bl	8002ce8 <start_conversion>

	// Initialize the FIFO
	rx_fifo_init();
 8002e26:	f7ff ff87 	bl	8002d38 <rx_fifo_init>

	//Timer 2 interrupt init
	tim2_1khz_interrupt_init();
 8002e2a:	f000 fa6f 	bl	800330c <tim2_1khz_interrupt_init>

	g_fifo_full_flag =  1;
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <main+0x74>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	701a      	strb	r2, [r3, #0]


	//Create the semaphore (Must be done before the task creation and scheduler starts!)
	xBinarySemaphore = xSemaphoreCreateBinary();
 8002e34:	2203      	movs	r2, #3
 8002e36:	2100      	movs	r1, #0
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f7fe f881 	bl	8000f40 <xQueueGenericCreate>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4a11      	ldr	r2, [pc, #68]	@ (8002e88 <main+0x78>)
 8002e42:	6013      	str	r3, [r2, #0]

	// Create several tasks
	xTaskCreate(data_disp_task, "Display signals", 256, NULL, Task2_priority, NULL);
 8002e44:	4b11      	ldr	r3, [pc, #68]	@ (8002e8c <main+0x7c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	461a      	mov	r2, r3
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	9301      	str	r3, [sp, #4]
 8002e4e:	9200      	str	r2, [sp, #0]
 8002e50:	2300      	movs	r3, #0
 8002e52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e56:	490e      	ldr	r1, [pc, #56]	@ (8002e90 <main+0x80>)
 8002e58:	480e      	ldr	r0, [pc, #56]	@ (8002e94 <main+0x84>)
 8002e5a:	f7fe fbdf 	bl	800161c <xTaskCreate>
	xTaskCreate(data_proc_task, "Process signals", 256, NULL, Task3_priority, NULL);
 8002e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e98 <main+0x88>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	461a      	mov	r2, r3
 8002e64:	2300      	movs	r3, #0
 8002e66:	9301      	str	r3, [sp, #4]
 8002e68:	9200      	str	r2, [sp, #0]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e70:	490a      	ldr	r1, [pc, #40]	@ (8002e9c <main+0x8c>)
 8002e72:	480b      	ldr	r0, [pc, #44]	@ (8002ea0 <main+0x90>)
 8002e74:	f7fe fbd2 	bl	800161c <xTaskCreate>

	// Must start the scheduler or nothing happens!
	vTaskStartScheduler();
 8002e78:	f7fe fd10 	bl	800189c <vTaskStartScheduler>
 8002e7c:	2300      	movs	r3, #0
} // End of main
 8002e7e:	4618      	mov	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	200049b9 	.word	0x200049b9
 8002e88:	200049b4 	.word	0x200049b4
 8002e8c:	20000004 	.word	0x20000004
 8002e90:	080080e8 	.word	0x080080e8
 8002e94:	08002fcd 	.word	0x08002fcd
 8002e98:	20000008 	.word	0x20000008
 8002e9c:	080080f8 	.word	0x080080f8
 8002ea0:	08002ee9 	.word	0x08002ee9

08002ea4 <acquisition_func>:


// This function samples the ADC on PA1, and puts the data in the FIFO if the FIFO is not full yet
// The logic here - the flag names - is confusing and should be reversed...
void acquisition_func(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
	if(g_fifo_full_flag == 1)		// FIFO is not full (!)[Data was put into FIFO successfully, so it can't be full yet.]
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8002edc <acquisition_func+0x38>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10a      	bne.n	8002ec6 <acquisition_func+0x22>
	{
		g_fifo_full_flag = rx_fifo_put(adc_read());
 8002eb0:	f7ff ff30 	bl	8002d14 <adc_read>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff ff52 	bl	8002d60 <rx_fifo_put>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <acquisition_func+0x38>)
 8002ec2:	701a      	strb	r2, [r3, #0]
 8002ec4:	e002      	b.n	8002ecc <acquisition_func+0x28>
	}
	else					// FIFO is full, since if flag is 0 data was not put into FIFO successfully
	{
		// If FIFO is full, time to start data processing
		g_process_flag = 1;
 8002ec6:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <acquisition_func+0x3c>)
 8002ec8:	2201      	movs	r2, #1
 8002eca:	701a      	strb	r2, [r3, #0]
	}
		TaskAcq_profiler++;
 8002ecc:	4b05      	ldr	r3, [pc, #20]	@ (8002ee4 <acquisition_func+0x40>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	4a04      	ldr	r2, [pc, #16]	@ (8002ee4 <acquisition_func+0x40>)
 8002ed4:	6013      	str	r3, [r2, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	200049b9 	.word	0x200049b9
 8002ee0:	200049b8 	.word	0x200049b8
 8002ee4:	200049a4 	.word	0x200049a4

08002ee8 <data_proc_task>:


// This task scales the ADC data, convolves it with the filter kernel (impulse response)
// Task is only executed if "g_process_flag" == 1
void data_proc_task(void *pvParameters)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(g_process_flag)
 8002ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa8 <data_proc_task+0xc0>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0fb      	beq.n	8002ef0 <data_proc_task+0x8>
		{
			// 1)  Clear buffer
			clear_data_buffer();
 8002ef8:	f000 f8ec 	bl	80030d4 <clear_data_buffer>

			// 2)  Read FIFO contents into data buffer
			for(int i = 0; i < RXFIFOSIZE; i ++)
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	e012      	b.n	8002f28 <data_proc_task+0x40>
			{
				// Wait until an entire batch is collected
				while(g_fifo_full_flag == 1){ }
 8002f02:	bf00      	nop
 8002f04:	4b29      	ldr	r3, [pc, #164]	@ (8002fac <data_proc_task+0xc4>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d0fb      	beq.n	8002f04 <data_proc_task+0x1c>

				g_fifo_full_flag = read_fifo(sensor_data_buffer + i);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	4a27      	ldr	r2, [pc, #156]	@ (8002fb0 <data_proc_task+0xc8>)
 8002f12:	4413      	add	r3, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 f8c1 	bl	800309c <read_fifo>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b23      	ldr	r3, [pc, #140]	@ (8002fac <data_proc_task+0xc4>)
 8002f20:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < RXFIFOSIZE; i ++)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	3301      	adds	r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002f2e:	dbe8      	blt.n	8002f02 <data_proc_task+0x1a>
			}

			// 3) Scale ADC values to +/- 1
			for(int i = 0; i < RXFIFOSIZE; i ++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	e01a      	b.n	8002f6c <data_proc_task+0x84>
			{
				f32_sensor_data_buffer[i] = ((float32_t)(sensor_data_buffer[i] & 0xFFF)/(0xFFF/2)) - 1;
 8002f36:	4a1e      	ldr	r2, [pc, #120]	@ (8002fb0 <data_proc_task+0xc8>)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f4a:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002fb4 <data_proc_task+0xcc>
 8002f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f5a:	4a17      	ldr	r2, [pc, #92]	@ (8002fb8 <data_proc_task+0xd0>)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	edc3 7a00 	vstr	s15, [r3]
			for(int i = 0; i < RXFIFOSIZE; i ++)
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	60bb      	str	r3, [r7, #8]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002f72:	dbe0      	blt.n	8002f36 <data_proc_task+0x4e>
			}

			// 4) Perform DSP
			arm_conv_f32((float32_t *) f32_sensor_data_buffer,
 8002f74:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <data_proc_task+0xd4>)
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	231f      	movs	r3, #31
 8002f7a:	4a11      	ldr	r2, [pc, #68]	@ (8002fc0 <data_proc_task+0xd8>)
 8002f7c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002f80:	480d      	ldr	r0, [pc, #52]	@ (8002fb8 <data_proc_task+0xd0>)
 8002f82:	f000 faaf 	bl	80034e4 <arm_conv_f32>
								(uint32_t) INPUT_SIG_LENGTH,
								(float32_t *) LP_1HZ_2HZ_IMPULSE_RESPONSE,
								(uint32_t) IMP_RSP_LENGTH,
								(float32_t *) f32_output_signal_buffer);

			TaskProc_profiler++;
 8002f86:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc4 <data_proc_task+0xdc>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc4 <data_proc_task+0xdc>)
 8002f8e:	6013      	str	r3, [r2, #0]

			g_process_flag = 0;
 8002f90:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <data_proc_task+0xc0>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	701a      	strb	r2, [r3, #0]

			xSemaphoreGive(xBinarySemaphore);
 8002f96:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc8 <data_proc_task+0xe0>)
 8002f98:	6818      	ldr	r0, [r3, #0]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	f7fe f828 	bl	8000ff4 <xQueueGenericSend>
		if(g_process_flag)
 8002fa4:	e7a4      	b.n	8002ef0 <data_proc_task+0x8>
 8002fa6:	bf00      	nop
 8002fa8:	200049b8 	.word	0x200049b8
 8002fac:	200049b9 	.word	0x200049b9
 8002fb0:	200049bc 	.word	0x200049bc
 8002fb4:	44ffe000 	.word	0x44ffe000
 8002fb8:	20004e6c 	.word	0x20004e6c
 8002fbc:	2000447c 	.word	0x2000447c
 8002fc0:	2000000c 	.word	0x2000000c
 8002fc4:	200049a8 	.word	0x200049a8
 8002fc8:	200049b4 	.word	0x200049b4

08002fcc <data_disp_task>:
	}
}

// This task displays the various signals
void data_disp_task(void *pvParameters)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		xSemaphoreTake(xBinarySemaphore, portMAX_DELAY);
 8002fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8003054 <data_disp_task+0x88>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fe f90b 	bl	80011f8 <xQueueSemaphoreTake>

		for(int i = 0; i < (IMP_RSP_LENGTH + INPUT_SIG_LENGTH - 1); i++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	e02a      	b.n	800303e <data_disp_task+0x72>
		{
			if(i < INPUT_SIG_LENGTH)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002fee:	da11      	bge.n	8003014 <data_disp_task+0x48>
			{
				printf("%f\t, ", 20.0*f32_sensor_data_buffer[i]);			// This is the shorter signal vector
 8002ff0:	4a19      	ldr	r2, [pc, #100]	@ (8003058 <data_disp_task+0x8c>)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd faac 	bl	8000558 <__aeabi_f2d>
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	4b15      	ldr	r3, [pc, #84]	@ (800305c <data_disp_task+0x90>)
 8003006:	f7fd faff 	bl	8000608 <__aeabi_dmul>
 800300a:	4602      	mov	r2, r0
 800300c:	460b      	mov	r3, r1
 800300e:	4814      	ldr	r0, [pc, #80]	@ (8003060 <data_disp_task+0x94>)
 8003010:	f002 faae 	bl	8005570 <iprintf>
			}
			printf("%f\n\r ", 20.0*f32_output_signal_buffer[i]);
 8003014:	4a13      	ldr	r2, [pc, #76]	@ (8003064 <data_disp_task+0x98>)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fa9a 	bl	8000558 <__aeabi_f2d>
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <data_disp_task+0x90>)
 800302a:	f7fd faed 	bl	8000608 <__aeabi_dmul>
 800302e:	4602      	mov	r2, r0
 8003030:	460b      	mov	r3, r1
 8003032:	480d      	ldr	r0, [pc, #52]	@ (8003068 <data_disp_task+0x9c>)
 8003034:	f002 fa9c 	bl	8005570 <iprintf>
		for(int i = 0; i < (IMP_RSP_LENGTH + INPUT_SIG_LENGTH - 1); i++)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	3301      	adds	r3, #1
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 8003044:	dbd0      	blt.n	8002fe8 <data_disp_task+0x1c>
		}

		TaskDisp_profiler++;
 8003046:	4b09      	ldr	r3, [pc, #36]	@ (800306c <data_disp_task+0xa0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	3301      	adds	r3, #1
 800304c:	4a07      	ldr	r2, [pc, #28]	@ (800306c <data_disp_task+0xa0>)
 800304e:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(xBinarySemaphore, portMAX_DELAY);
 8003050:	e7c0      	b.n	8002fd4 <data_disp_task+0x8>
 8003052:	bf00      	nop
 8003054:	200049b4 	.word	0x200049b4
 8003058:	20004e6c 	.word	0x20004e6c
 800305c:	40340000 	.word	0x40340000
 8003060:	08008108 	.word	0x08008108
 8003064:	2000447c 	.word	0x2000447c
 8003068:	08008110 	.word	0x08008110
 800306c:	200049ac 	.word	0x200049ac

08003070 <TIM2_IRQHandler>:
	}
}


void TIM2_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	acquisition_func();
 8003074:	f7ff ff16 	bl	8002ea4 <acquisition_func>

	TIM2Profiler++;
 8003078:	4b07      	ldr	r3, [pc, #28]	@ (8003098 <TIM2_IRQHandler+0x28>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3301      	adds	r3, #1
 800307e:	4a06      	ldr	r2, [pc, #24]	@ (8003098 <TIM2_IRQHandler+0x28>)
 8003080:	6013      	str	r3, [r2, #0]

	// Clear the update interrupt flag
	TIM2->SR &= ~SR_UIF;
 8003082:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800308c:	f023 0301 	bic.w	r3, r3, #1
 8003090:	6113      	str	r3, [r2, #16]
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200049b0 	.word	0x200049b0

0800309c <read_fifo>:

static uint8_t read_fifo(rx_dataType *data_buff)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
	__IO uint8_t rd_flag;

	// Place FIFO data into data buffer, check the FIFO full flag
	rd_flag = rx_fifo_get(data_buff);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f7ff fe87 	bl	8002db8 <rx_fifo_get>
 80030aa:	4603      	mov	r3, r0
 80030ac:	73fb      	strb	r3, [r7, #15]

	// If FIFO is empty, reset global FIFO full flag, else leave it set to full
	if(rd_flag == 0)
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d103      	bne.n	80030be <read_fifo+0x22>
	{
		g_fifo_full_flag = 1;
 80030b6:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <read_fifo+0x34>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	701a      	strb	r2, [r3, #0]
 80030bc:	e002      	b.n	80030c4 <read_fifo+0x28>
	}
	else
	{
		g_fifo_full_flag = 0;
 80030be:	4b04      	ldr	r3, [pc, #16]	@ (80030d0 <read_fifo+0x34>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
	}
	return g_fifo_full_flag;
 80030c4:	4b02      	ldr	r3, [pc, #8]	@ (80030d0 <read_fifo+0x34>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3710      	adds	r7, #16
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	200049b9 	.word	0x200049b9

080030d4 <clear_data_buffer>:

static void clear_data_buffer(void)		// Do this a more efficient way
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
//		sensor_data_buffer[i] = 0;
//		f32_sensor_data_buffer[i] = 0.0;
//	}

    // Using memset()
	memset(sensor_data_buffer, 0, sizeof(sensor_data_buffer));
 80030d8:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80030dc:	2100      	movs	r1, #0
 80030de:	4805      	ldr	r0, [pc, #20]	@ (80030f4 <clear_data_buffer+0x20>)
 80030e0:	f002 fa6a 	bl	80055b8 <memset>
	memset(f32_sensor_data_buffer, 0, sizeof(sensor_data_buffer));
 80030e4:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80030e8:	2100      	movs	r1, #0
 80030ea:	4803      	ldr	r0, [pc, #12]	@ (80030f8 <clear_data_buffer+0x24>)
 80030ec:	f002 fa64 	bl	80055b8 <memset>
}
 80030f0:	bf00      	nop
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	200049bc 	.word	0x200049bc
 80030f8:	20004e6c 	.word	0x20004e6c

080030fc <fpu_enable>:
}



static void fpu_enable(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
	// Enable FPU - Set bits 20, 21, 22, 23 to "1" - See page 264 of Cortex-M4 Devices Users Guide
	SCB->CPACR |= ((3UL << 20) | (3UL << 22));
 8003100:	4b06      	ldr	r3, [pc, #24]	@ (800311c <fpu_enable+0x20>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003106:	4a05      	ldr	r2, [pc, #20]	@ (800311c <fpu_enable+0x20>)
 8003108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800310c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  return 1;
 8003124:	2301      	movs	r3, #1
}
 8003126:	4618      	mov	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <_kill>:

int _kill(int pid, int sig)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800313a:	f002 fa49 	bl	80055d0 <__errno>
 800313e:	4603      	mov	r3, r0
 8003140:	2216      	movs	r2, #22
 8003142:	601a      	str	r2, [r3, #0]
  return -1;
 8003144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003148:	4618      	mov	r0, r3
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <_exit>:

void _exit (int status)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003158:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ffe7 	bl	8003130 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003162:	bf00      	nop
 8003164:	e7fd      	b.n	8003162 <_exit+0x12>

08003166 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b086      	sub	sp, #24
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
 8003176:	e00a      	b.n	800318e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003178:	f3af 8000 	nop.w
 800317c:	4601      	mov	r1, r0
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	1c5a      	adds	r2, r3, #1
 8003182:	60ba      	str	r2, [r7, #8]
 8003184:	b2ca      	uxtb	r2, r1
 8003186:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	3301      	adds	r3, #1
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	429a      	cmp	r2, r3
 8003194:	dbf0      	blt.n	8003178 <_read+0x12>
  }

  return len;
 8003196:	687b      	ldr	r3, [r7, #4]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	e009      	b.n	80031c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	60ba      	str	r2, [r7, #8]
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 f8ce 	bl	800335c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	3301      	adds	r3, #1
 80031c4:	617b      	str	r3, [r7, #20]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	dbf1      	blt.n	80031b2 <_write+0x12>
  }
  return len;
 80031ce:	687b      	ldr	r3, [r7, #4]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <_close>:

int _close(int file)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003200:	605a      	str	r2, [r3, #4]
  return 0;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <_isatty>:

int _isatty(int file)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003218:	2301      	movs	r3, #1
}
 800321a:	4618      	mov	r0, r3
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003226:	b480      	push	{r7}
 8003228:	b085      	sub	sp, #20
 800322a:	af00      	add	r7, sp, #0
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003248:	4a14      	ldr	r2, [pc, #80]	@ (800329c <_sbrk+0x5c>)
 800324a:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <_sbrk+0x60>)
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003254:	4b13      	ldr	r3, [pc, #76]	@ (80032a4 <_sbrk+0x64>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d102      	bne.n	8003262 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800325c:	4b11      	ldr	r3, [pc, #68]	@ (80032a4 <_sbrk+0x64>)
 800325e:	4a12      	ldr	r2, [pc, #72]	@ (80032a8 <_sbrk+0x68>)
 8003260:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003262:	4b10      	ldr	r3, [pc, #64]	@ (80032a4 <_sbrk+0x64>)
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4413      	add	r3, r2
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	429a      	cmp	r2, r3
 800326e:	d207      	bcs.n	8003280 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003270:	f002 f9ae 	bl	80055d0 <__errno>
 8003274:	4603      	mov	r3, r0
 8003276:	220c      	movs	r2, #12
 8003278:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800327a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800327e:	e009      	b.n	8003294 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003280:	4b08      	ldr	r3, [pc, #32]	@ (80032a4 <_sbrk+0x64>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003286:	4b07      	ldr	r3, [pc, #28]	@ (80032a4 <_sbrk+0x64>)
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4413      	add	r3, r2
 800328e:	4a05      	ldr	r2, [pc, #20]	@ (80032a4 <_sbrk+0x64>)
 8003290:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003292:	68fb      	ldr	r3, [r7, #12]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3718      	adds	r7, #24
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	20020000 	.word	0x20020000
 80032a0:	00000400 	.word	0x00000400
 80032a4:	2000531c 	.word	0x2000531c
 80032a8:	20005470 	.word	0x20005470

080032ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032b0:	4b06      	ldr	r3, [pc, #24]	@ (80032cc <SystemInit+0x20>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b6:	4a05      	ldr	r2, [pc, #20]	@ (80032cc <SystemInit+0x20>)
 80032b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032c0:	bf00      	nop
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	db0b      	blt.n	80032fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e2:	79fb      	ldrb	r3, [r7, #7]
 80032e4:	f003 021f 	and.w	r2, r3, #31
 80032e8:	4907      	ldr	r1, [pc, #28]	@ (8003308 <__NVIC_EnableIRQ+0x38>)
 80032ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ee:	095b      	lsrs	r3, r3, #5
 80032f0:	2001      	movs	r0, #1
 80032f2:	fa00 f202 	lsl.w	r2, r0, r2
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	e000e100 	.word	0xe000e100

0800330c <tim2_1khz_interrupt_init>:
#define CR1_CEN		(1U<<0)
#define DIER_UIE	(1U<<0)


void tim2_1khz_interrupt_init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	/*Enable clock access to TIM2*/
	RCC->APB1ENR |= TIM2EN;
 8003310:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <tim2_1khz_interrupt_init+0x4c>)
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	4a10      	ldr	r2, [pc, #64]	@ (8003358 <tim2_1khz_interrupt_init+0x4c>)
 8003316:	f043 0301 	orr.w	r3, r3, #1
 800331a:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set the prescaler value*/
	TIM2->PSC = 10000  -1;     //100 000 000 /10 000 = 10000
 800331c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003320:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003324:	629a      	str	r2, [r3, #40]	@ 0x28

	/*Set auto-reload value*/
	TIM2->ARR  = 10 - 1; // 10000/10 =1000
 8003326:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800332a:	2209      	movs	r2, #9
 800332c:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Clear counter*/
	TIM2->CNT = 0;
 800332e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003332:	2200      	movs	r2, #0
 8003334:	625a      	str	r2, [r3, #36]	@ 0x24

	/*Enable Timer*/
	TIM2->CR1 = CR1_CEN;
 8003336:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800333a:	2201      	movs	r2, #1
 800333c:	601a      	str	r2, [r3, #0]

	/*Enable Timer Interrupt*/
	TIM2->DIER |= DIER_UIE;
 800333e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003348:	f043 0301 	orr.w	r3, r3, #1
 800334c:	60d3      	str	r3, [r2, #12]

	/*Enable Timer Interrupt in NVIC*/
	NVIC_EnableIRQ(TIM2_IRQn);
 800334e:	201c      	movs	r0, #28
 8003350:	f7ff ffbe 	bl	80032d0 <__NVIC_EnableIRQ>
}
 8003354:	bf00      	nop
 8003356:	bd80      	pop	{r7, pc}
 8003358:	40023800 	.word	0x40023800

0800335c <__io_putchar>:
static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate);

void uart2_write(int ch);

int __io_putchar(int ch)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 f87b 	bl	8003460 <uart2_write>

	return ch;
 800336a:	687b      	ldr	r3, [r7, #4]

}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <uart2_tx_init>:

// Function to initialize UART2
void uart2_tx_init(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
	/****** [1] Configure UART2 Pins on Port A, PA2 (Tx) and PA3 (Rx) ******/
	/*  Enable clock access to GPIOA on AHB1 bus  */
	RCC->AHB1ENR |= GPIOAEN;
 8003378:	4b21      	ldr	r3, [pc, #132]	@ (8003400 <uart2_tx_init+0x8c>)
 800337a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337c:	4a20      	ldr	r2, [pc, #128]	@ (8003400 <uart2_tx_init+0x8c>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	6313      	str	r3, [r2, #48]	@ 0x30

	/*  Set PA2 mode to alternate function mode. (Set bits 5 and 4 to 0b10) */
	GPIOA->MODER |= (1U << 5);
 8003384:	4b1f      	ldr	r3, [pc, #124]	@ (8003404 <uart2_tx_init+0x90>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a1e      	ldr	r2, [pc, #120]	@ (8003404 <uart2_tx_init+0x90>)
 800338a:	f043 0320 	orr.w	r3, r3, #32
 800338e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U << 4);
 8003390:	4b1c      	ldr	r3, [pc, #112]	@ (8003404 <uart2_tx_init+0x90>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <uart2_tx_init+0x90>)
 8003396:	f023 0310 	bic.w	r3, r3, #16
 800339a:	6013      	str	r3, [r2, #0]

	/*  Set PA2 alternate function mode to UART_TX (AF07) . (Set bits 11, 10, 9, 8 to 0b0111, respectively.) */
	/*  Note this is in the alternate function low register, since we are working with PA2  */
	/*  Also note that the AF low register is AFR[0] and the AF high register is AFR[1]  */
	GPIOA->AFR[0] |= (1U << 8);
 800339c:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <uart2_tx_init+0x90>)
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	4a18      	ldr	r2, [pc, #96]	@ (8003404 <uart2_tx_init+0x90>)
 80033a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 9);
 80033a8:	4b16      	ldr	r3, [pc, #88]	@ (8003404 <uart2_tx_init+0x90>)
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	4a15      	ldr	r2, [pc, #84]	@ (8003404 <uart2_tx_init+0x90>)
 80033ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033b2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 10);
 80033b4:	4b13      	ldr	r3, [pc, #76]	@ (8003404 <uart2_tx_init+0x90>)
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	4a12      	ldr	r2, [pc, #72]	@ (8003404 <uart2_tx_init+0x90>)
 80033ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033be:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 11);
 80033c0:	4b10      	ldr	r3, [pc, #64]	@ (8003404 <uart2_tx_init+0x90>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	4a0f      	ldr	r2, [pc, #60]	@ (8003404 <uart2_tx_init+0x90>)
 80033c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033ca:	6213      	str	r3, [r2, #32]


	/****** [2] Configure UART  ******/
	/*  Enable clock access to UART2 on APB1*/
	RCC->APB1ENR |= UART2EN;
 80033cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003400 <uart2_tx_init+0x8c>)
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003400 <uart2_tx_init+0x8c>)
 80033d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d6:	6413      	str	r3, [r2, #64]	@ 0x40

	/*  Configure baud rate  */
	uart2_set_baudrate(APB1_CLK, UART_BAUDRATE);
 80033d8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80033dc:	480a      	ldr	r0, [pc, #40]	@ (8003408 <uart2_tx_init+0x94>)
 80033de:	f000 f817 	bl	8003410 <uart2_set_baudrate>

	/*  Configure data transfer direction for Tx  */
	USART2->CR1 |= CR1_TE;
 80033e2:	4b0a      	ldr	r3, [pc, #40]	@ (800340c <uart2_tx_init+0x98>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	4a09      	ldr	r2, [pc, #36]	@ (800340c <uart2_tx_init+0x98>)
 80033e8:	f043 0308 	orr.w	r3, r3, #8
 80033ec:	60d3      	str	r3, [r2, #12]

	/*  Enable UART module */
	USART2->CR1 |= CR1_UE;
 80033ee:	4b07      	ldr	r3, [pc, #28]	@ (800340c <uart2_tx_init+0x98>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	4a06      	ldr	r2, [pc, #24]	@ (800340c <uart2_tx_init+0x98>)
 80033f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80033f8:	60d3      	str	r3, [r2, #12]

}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	40023800 	.word	0x40023800
 8003404:	40020000 	.word	0x40020000
 8003408:	00f42400 	.word	0x00f42400
 800340c:	40004400 	.word	0x40004400

08003410 <uart2_set_baudrate>:

static void uart2_set_baudrate(uint32_t periph_clk, uint32_t baudrate)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk, baudrate);
 800341a:	6839      	ldr	r1, [r7, #0]
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f80b 	bl	8003438 <compute_uart_bd>
 8003422:	4603      	mov	r3, r0
 8003424:	461a      	mov	r2, r3
 8003426:	4b03      	ldr	r3, [pc, #12]	@ (8003434 <uart2_set_baudrate+0x24>)
 8003428:	609a      	str	r2, [r3, #8]
}
 800342a:	bf00      	nop
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40004400 	.word	0x40004400

08003438 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
	return ((baudrate/2U) + periph_clk)/baudrate;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	085a      	lsrs	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	441a      	add	r2, r3
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	b29b      	uxth	r3, r3
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
	...

08003460 <uart2_write>:

void uart2_write(int ch)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	/*  First, make sure data transmit register is empty - need to read the USART status register, SR */
	/*  Read the status register  */
	while(!(USART2->SR & SR_TXE) ) {}// Sit here until SR bit is a "1" (Data has been transferred)
 8003468:	bf00      	nop
 800346a:	4b08      	ldr	r3, [pc, #32]	@ (800348c <uart2_write+0x2c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f9      	beq.n	800346a <uart2_write+0xa>

	/*  Write to the transmit data register.  */
	USART2->DR = (ch & 0xFF);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a04      	ldr	r2, [pc, #16]	@ (800348c <uart2_write+0x2c>)
 800347a:	b2db      	uxtb	r3, r3
 800347c:	6053      	str	r3, [r2, #4]
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40004400 	.word	0x40004400

08003490 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003490:	480d      	ldr	r0, [pc, #52]	@ (80034c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003492:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003494:	f7ff ff0a 	bl	80032ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003498:	480c      	ldr	r0, [pc, #48]	@ (80034cc <LoopForever+0x6>)
  ldr r1, =_edata
 800349a:	490d      	ldr	r1, [pc, #52]	@ (80034d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800349c:	4a0d      	ldr	r2, [pc, #52]	@ (80034d4 <LoopForever+0xe>)
  movs r3, #0
 800349e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034a0:	e002      	b.n	80034a8 <LoopCopyDataInit>

080034a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034a6:	3304      	adds	r3, #4

080034a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034ac:	d3f9      	bcc.n	80034a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ae:	4a0a      	ldr	r2, [pc, #40]	@ (80034d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80034b0:	4c0a      	ldr	r4, [pc, #40]	@ (80034dc <LoopForever+0x16>)
  movs r3, #0
 80034b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034b4:	e001      	b.n	80034ba <LoopFillZerobss>

080034b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034b8:	3204      	adds	r2, #4

080034ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034bc:	d3fb      	bcc.n	80034b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80034be:	f002 f88d 	bl	80055dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034c2:	f7ff fca5 	bl	8002e10 <main>

080034c6 <LoopForever>:

LoopForever:
  b LoopForever
 80034c6:	e7fe      	b.n	80034c6 <LoopForever>
  ldr   r0, =_estack
 80034c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034d0:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 80034d4:	08008554 	.word	0x08008554
  ldr r2, =_sbss
 80034d8:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 80034dc:	2000546c 	.word	0x2000546c

080034e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034e0:	e7fe      	b.n	80034e0 <ADC_IRQHandler>
	...

080034e4 <arm_conv_f32>:
 80034e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034e8:	b087      	sub	sp, #28
 80034ea:	4299      	cmp	r1, r3
 80034ec:	4680      	mov	r8, r0
 80034ee:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80034f0:	d205      	bcs.n	80034fe <arm_conv_f32+0x1a>
 80034f2:	4604      	mov	r4, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	4690      	mov	r8, r2
 80034f8:	4619      	mov	r1, r3
 80034fa:	4622      	mov	r2, r4
 80034fc:	4603      	mov	r3, r0
 80034fe:	3101      	adds	r1, #1
 8003500:	1ac9      	subs	r1, r1, r3
 8003502:	1e5c      	subs	r4, r3, #1
 8003504:	9101      	str	r1, [sp, #4]
 8003506:	f000 821f 	beq.w	8003948 <arm_conv_f32+0x464>
 800350a:	eddf 7a54 	vldr	s15, [pc, #336]	@ 800365c <arm_conv_f32+0x178>
 800350e:	f102 0c04 	add.w	ip, r2, #4
 8003512:	46b1      	mov	r9, r6
 8003514:	4610      	mov	r0, r2
 8003516:	4647      	mov	r7, r8
 8003518:	f04f 0e01 	mov.w	lr, #1
 800351c:	f01e 0103 	ands.w	r1, lr, #3
 8003520:	d00a      	beq.n	8003538 <arm_conv_f32+0x54>
 8003522:	3004      	adds	r0, #4
 8003524:	ecf7 6a01 	vldmia	r7!, {s13}
 8003528:	ed30 7a01 	vldmdb	r0!, {s14}
 800352c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003530:	3901      	subs	r1, #1
 8003532:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003536:	d1f5      	bne.n	8003524 <arm_conv_f32+0x40>
 8003538:	f10e 0e01 	add.w	lr, lr, #1
 800353c:	4573      	cmp	r3, lr
 800353e:	ece9 7a01 	vstmia	r9!, {s15}
 8003542:	4660      	mov	r0, ip
 8003544:	d037      	beq.n	80035b6 <arm_conv_f32+0xd2>
 8003546:	ea5f 0a9e 	movs.w	sl, lr, lsr #2
 800354a:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800365c <arm_conv_f32+0x178>
 800354e:	f000 823a 	beq.w	80039c6 <arm_conv_f32+0x4e2>
 8003552:	f108 0010 	add.w	r0, r8, #16
 8003556:	f1ac 0110 	sub.w	r1, ip, #16
 800355a:	4655      	mov	r5, sl
 800355c:	edd1 6a04 	vldr	s13, [r1, #16]
 8003560:	ed10 4a04 	vldr	s8, [r0, #-16]
 8003564:	ed50 3a03 	vldr	s7, [r0, #-12]
 8003568:	ed91 5a03 	vldr	s10, [r1, #12]
 800356c:	ed50 4a02 	vldr	s9, [r0, #-8]
 8003570:	ed91 6a02 	vldr	s12, [r1, #8]
 8003574:	ed50 5a01 	vldr	s11, [r0, #-4]
 8003578:	ed91 7a01 	vldr	s14, [r1, #4]
 800357c:	ee24 4a26 	vmul.f32	s8, s8, s13
 8003580:	ee23 5a85 	vmul.f32	s10, s7, s10
 8003584:	ee74 6a27 	vadd.f32	s13, s8, s15
 8003588:	ee24 6a86 	vmul.f32	s12, s9, s12
 800358c:	ee75 6a26 	vadd.f32	s13, s10, s13
 8003590:	ee25 7a87 	vmul.f32	s14, s11, s14
 8003594:	ee76 7a26 	vadd.f32	s15, s12, s13
 8003598:	3d01      	subs	r5, #1
 800359a:	f100 0010 	add.w	r0, r0, #16
 800359e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035a2:	f1a1 0110 	sub.w	r1, r1, #16
 80035a6:	d1d9      	bne.n	800355c <arm_conv_f32+0x78>
 80035a8:	eb08 170a 	add.w	r7, r8, sl, lsl #4
 80035ac:	ebac 100a 	sub.w	r0, ip, sl, lsl #4
 80035b0:	f10c 0c04 	add.w	ip, ip, #4
 80035b4:	e7b2      	b.n	800351c <arm_conv_f32+0x38>
 80035b6:	f103 4580 	add.w	r5, r3, #1073741824	@ 0x40000000
 80035ba:	3d01      	subs	r5, #1
 80035bc:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 80035c6:	9a01      	ldr	r2, [sp, #4]
 80035c8:	d84a      	bhi.n	8003660 <arm_conv_f32+0x17c>
 80035ca:	2a00      	cmp	r2, #0
 80035cc:	f000 81b7 	beq.w	800393e <arm_conv_f32+0x45a>
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 81bd 	beq.w	8003950 <arm_conv_f32+0x46c>
 80035d6:	2c00      	cmp	r4, #0
 80035d8:	f000 81e4 	beq.w	80039a4 <arm_conv_f32+0x4c0>
 80035dc:	2b02      	cmp	r3, #2
 80035de:	ea4f 0982 	mov.w	r9, r2, lsl #2
 80035e2:	f000 81c3 	beq.w	800396c <arm_conv_f32+0x488>
 80035e6:	eddf 4a1d 	vldr	s9, [pc, #116]	@ 800365c <arm_conv_f32+0x178>
 80035ea:	eb06 0709 	add.w	r7, r6, r9
 80035ee:	4642      	mov	r2, r8
 80035f0:	f108 0304 	add.w	r3, r8, #4
 80035f4:	ecb2 5a01 	vldmia	r2!, {s10}
 80035f8:	edd5 6a00 	vldr	s13, [r5]
 80035fc:	edd3 7a00 	vldr	s15, [r3]
 8003600:	ed15 6a01 	vldr	s12, [r5, #-4]
 8003604:	edd3 5a01 	vldr	s11, [r3, #4]
 8003608:	ed15 7a02 	vldr	s14, [r5, #-8]
 800360c:	ee65 6a26 	vmul.f32	s13, s10, s13
 8003610:	3304      	adds	r3, #4
 8003612:	ee27 6a86 	vmul.f32	s12, s15, s12
 8003616:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800361a:	ee25 7a87 	vmul.f32	s14, s11, s14
 800361e:	ee76 7a26 	vadd.f32	s15, s12, s13
 8003622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003626:	ece6 7a01 	vstmia	r6!, {s15}
 800362a:	42b7      	cmp	r7, r6
 800362c:	d1e2      	bne.n	80035f4 <arm_conv_f32+0x110>
 800362e:	44c8      	add	r8, r9
 8003630:	08a0      	lsrs	r0, r4, #2
 8003632:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800365c <arm_conv_f32+0x178>
 8003636:	f040 813d 	bne.w	80038b4 <arm_conv_f32+0x3d0>
 800363a:	f014 0303 	ands.w	r3, r4, #3
 800363e:	462a      	mov	r2, r5
 8003640:	4641      	mov	r1, r8
 8003642:	f040 816a 	bne.w	800391a <arm_conv_f32+0x436>
 8003646:	3c01      	subs	r4, #1
 8003648:	ece7 7a01 	vstmia	r7!, {s15}
 800364c:	f108 0804 	add.w	r8, r8, #4
 8003650:	f040 812b 	bne.w	80038aa <arm_conv_f32+0x3c6>
 8003654:	b007      	add	sp, #28
 8003656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800365a:	bf00      	nop
 800365c:	00000000 	.word	0x00000000
 8003660:	0892      	lsrs	r2, r2, #2
 8003662:	4611      	mov	r1, r2
 8003664:	9202      	str	r2, [sp, #8]
 8003666:	f000 816d 	beq.w	8003944 <arm_conv_f32+0x460>
 800366a:	ea4f 0a93 	mov.w	sl, r3, lsr #2
 800366e:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8003672:	ea4f 190a 	mov.w	r9, sl, lsl #4
 8003676:	3101      	adds	r1, #1
 8003678:	f1c2 0204 	rsb	r2, r2, #4
 800367c:	0109      	lsls	r1, r1, #4
 800367e:	18aa      	adds	r2, r5, r2
 8003680:	f1a9 0010 	sub.w	r0, r9, #16
 8003684:	f003 0c03 	and.w	ip, r3, #3
 8003688:	f1a5 0910 	sub.w	r9, r5, #16
 800368c:	9504      	str	r5, [sp, #16]
 800368e:	9405      	str	r4, [sp, #20]
 8003690:	9103      	str	r1, [sp, #12]
 8003692:	4664      	mov	r4, ip
 8003694:	eb06 0b01 	add.w	fp, r6, r1
 8003698:	f106 0e10 	add.w	lr, r6, #16
 800369c:	f108 071c 	add.w	r7, r8, #28
 80036a0:	4694      	mov	ip, r2
 80036a2:	4605      	mov	r5, r0
 80036a4:	ed5f 5a13 	vldr	s11, [pc, #-76]	@ 800365c <arm_conv_f32+0x178>
 80036a8:	ed57 2a07 	vldr	s5, [r7, #-28]	@ 0xffffffe4
 80036ac:	ed17 2a06 	vldr	s4, [r7, #-24]	@ 0xffffffe8
 80036b0:	ed57 1a05 	vldr	s3, [r7, #-20]	@ 0xffffffec
 80036b4:	eef0 3a65 	vmov.f32	s7, s11
 80036b8:	eeb0 1a65 	vmov.f32	s2, s11
 80036bc:	eef0 4a65 	vmov.f32	s9, s11
 80036c0:	4649      	mov	r1, r9
 80036c2:	463a      	mov	r2, r7
 80036c4:	4650      	mov	r0, sl
 80036c6:	ed91 6a04 	vldr	s12, [r1, #16]
 80036ca:	ed12 5a04 	vldr	s10, [r2, #-16]
 80036ce:	edd1 6a03 	vldr	s13, [r1, #12]
 80036d2:	ed91 7a02 	vldr	s14, [r1, #8]
 80036d6:	edd1 7a01 	vldr	s15, [r1, #4]
 80036da:	ee22 4a86 	vmul.f32	s8, s5, s12
 80036de:	ee62 0a06 	vmul.f32	s1, s4, s12
 80036e2:	ee21 3a86 	vmul.f32	s6, s3, s12
 80036e6:	ed52 2a03 	vldr	s5, [r2, #-12]
 80036ea:	ee26 6a05 	vmul.f32	s12, s12, s10
 80036ee:	ee74 4a24 	vadd.f32	s9, s8, s9
 80036f2:	ee30 1a81 	vadd.f32	s2, s1, s2
 80036f6:	ee22 4a26 	vmul.f32	s8, s4, s13
 80036fa:	ee61 0aa6 	vmul.f32	s1, s3, s13
 80036fe:	ed12 2a02 	vldr	s4, [r2, #-8]
 8003702:	ee73 3a23 	vadd.f32	s7, s6, s7
 8003706:	ee76 5a25 	vadd.f32	s11, s12, s11
 800370a:	ee25 3a26 	vmul.f32	s6, s10, s13
 800370e:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8003712:	ee21 6a87 	vmul.f32	s12, s3, s14
 8003716:	ee74 4a24 	vadd.f32	s9, s8, s9
 800371a:	ee30 1a81 	vadd.f32	s2, s1, s2
 800371e:	ee73 3a23 	vadd.f32	s7, s6, s7
 8003722:	ee65 0a07 	vmul.f32	s1, s10, s14
 8003726:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800372a:	ee22 4a87 	vmul.f32	s8, s5, s14
 800372e:	ed52 1a01 	vldr	s3, [r2, #-4]
 8003732:	ee27 7a02 	vmul.f32	s14, s14, s4
 8003736:	ee76 6a24 	vadd.f32	s13, s12, s9
 800373a:	ee25 5a27 	vmul.f32	s10, s10, s15
 800373e:	ee30 3a81 	vadd.f32	s6, s1, s2
 8003742:	ee34 6a23 	vadd.f32	s12, s8, s7
 8003746:	ee22 1aa7 	vmul.f32	s2, s5, s15
 800374a:	ee62 3a27 	vmul.f32	s7, s4, s15
 800374e:	ee37 7a25 	vadd.f32	s14, s14, s11
 8003752:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8003756:	3801      	subs	r0, #1
 8003758:	f1a1 0110 	sub.w	r1, r1, #16
 800375c:	ee75 4a26 	vadd.f32	s9, s10, s13
 8003760:	ee31 1a03 	vadd.f32	s2, s2, s6
 8003764:	ee73 3a86 	vadd.f32	s7, s7, s12
 8003768:	ee77 5a87 	vadd.f32	s11, s15, s14
 800376c:	f102 0210 	add.w	r2, r2, #16
 8003770:	d1a9      	bne.n	80036c6 <arm_conv_f32+0x1e2>
 8003772:	19e9      	adds	r1, r5, r7
 8003774:	b1ec      	cbz	r4, 80037b2 <arm_conv_f32+0x2ce>
 8003776:	4660      	mov	r0, ip
 8003778:	4622      	mov	r2, r4
 800377a:	ed70 7a01 	vldmdb	r0!, {s15}
 800377e:	ecb1 7a01 	vldmia	r1!, {s14}
 8003782:	ee67 2aa2 	vmul.f32	s5, s15, s5
 8003786:	ee27 6a82 	vmul.f32	s12, s15, s4
 800378a:	ee67 6aa1 	vmul.f32	s13, s15, s3
 800378e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003792:	3a01      	subs	r2, #1
 8003794:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8003798:	ee31 1a06 	vadd.f32	s2, s2, s12
 800379c:	eef0 2a42 	vmov.f32	s5, s4
 80037a0:	ee73 3aa6 	vadd.f32	s7, s7, s13
 80037a4:	eeb0 2a61 	vmov.f32	s4, s3
 80037a8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80037ac:	eef0 1a47 	vmov.f32	s3, s14
 80037b0:	d1e3      	bne.n	800377a <arm_conv_f32+0x296>
 80037b2:	ed4e 4a04 	vstr	s9, [lr, #-16]
 80037b6:	ed0e 1a03 	vstr	s2, [lr, #-12]
 80037ba:	ed4e 3a02 	vstr	s7, [lr, #-8]
 80037be:	ed4e 5a01 	vstr	s11, [lr, #-4]
 80037c2:	f10e 0e10 	add.w	lr, lr, #16
 80037c6:	45de      	cmp	lr, fp
 80037c8:	f107 0710 	add.w	r7, r7, #16
 80037cc:	f47f af6a 	bne.w	80036a4 <arm_conv_f32+0x1c0>
 80037d0:	9a03      	ldr	r2, [sp, #12]
 80037d2:	9d04      	ldr	r5, [sp, #16]
 80037d4:	9c05      	ldr	r4, [sp, #20]
 80037d6:	f1a2 0010 	sub.w	r0, r2, #16
 80037da:	9a02      	ldr	r2, [sp, #8]
 80037dc:	4406      	add	r6, r0
 80037de:	0092      	lsls	r2, r2, #2
 80037e0:	4440      	add	r0, r8
 80037e2:	9901      	ldr	r1, [sp, #4]
 80037e4:	f011 0703 	ands.w	r7, r1, #3
 80037e8:	f000 80bc 	beq.w	8003964 <arm_conv_f32+0x480>
 80037ec:	ea4f 0a93 	mov.w	sl, r3, lsr #2
 80037f0:	ea4f 190a 	mov.w	r9, sl, lsl #4
 80037f4:	f1c9 0904 	rsb	r9, r9, #4
 80037f8:	f003 0e03 	and.w	lr, r3, #3
 80037fc:	3201      	adds	r2, #1
 80037fe:	eb05 0309 	add.w	r3, r5, r9
 8003802:	9502      	str	r5, [sp, #8]
 8003804:	f1a5 0910 	sub.w	r9, r5, #16
 8003808:	eb08 0c82 	add.w	ip, r8, r2, lsl #2
 800380c:	4675      	mov	r5, lr
 800380e:	eb06 0787 	add.w	r7, r6, r7, lsl #2
 8003812:	ea4f 1b0a 	mov.w	fp, sl, lsl #4
 8003816:	469e      	mov	lr, r3
 8003818:	ed5f 7a70 	vldr	s15, [pc, #-448]	@ 800365c <arm_conv_f32+0x178>
 800381c:	f100 0210 	add.w	r2, r0, #16
 8003820:	464b      	mov	r3, r9
 8003822:	4651      	mov	r1, sl
 8003824:	edd3 6a04 	vldr	s13, [r3, #16]
 8003828:	ed12 4a04 	vldr	s8, [r2, #-16]
 800382c:	ed52 3a03 	vldr	s7, [r2, #-12]
 8003830:	ed93 5a03 	vldr	s10, [r3, #12]
 8003834:	ed52 4a02 	vldr	s9, [r2, #-8]
 8003838:	ed93 6a02 	vldr	s12, [r3, #8]
 800383c:	ed52 5a01 	vldr	s11, [r2, #-4]
 8003840:	ed93 7a01 	vldr	s14, [r3, #4]
 8003844:	ee24 4a26 	vmul.f32	s8, s8, s13
 8003848:	ee23 5a85 	vmul.f32	s10, s7, s10
 800384c:	ee74 6a27 	vadd.f32	s13, s8, s15
 8003850:	ee24 6a86 	vmul.f32	s12, s9, s12
 8003854:	ee75 6a26 	vadd.f32	s13, s10, s13
 8003858:	ee25 7a87 	vmul.f32	s14, s11, s14
 800385c:	ee76 7a26 	vadd.f32	s15, s12, s13
 8003860:	3901      	subs	r1, #1
 8003862:	f102 0210 	add.w	r2, r2, #16
 8003866:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386a:	f1a3 0310 	sub.w	r3, r3, #16
 800386e:	d1d9      	bne.n	8003824 <arm_conv_f32+0x340>
 8003870:	4458      	add	r0, fp
 8003872:	b15d      	cbz	r5, 800388c <arm_conv_f32+0x3a8>
 8003874:	4672      	mov	r2, lr
 8003876:	462b      	mov	r3, r5
 8003878:	ecf0 6a01 	vldmia	r0!, {s13}
 800387c:	ed32 7a01 	vldmdb	r2!, {s14}
 8003880:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003884:	3b01      	subs	r3, #1
 8003886:	ee77 7a87 	vadd.f32	s15, s15, s14
 800388a:	d1f5      	bne.n	8003878 <arm_conv_f32+0x394>
 800388c:	ece6 7a01 	vstmia	r6!, {s15}
 8003890:	42be      	cmp	r6, r7
 8003892:	4660      	mov	r0, ip
 8003894:	f10c 0c04 	add.w	ip, ip, #4
 8003898:	d1be      	bne.n	8003818 <arm_conv_f32+0x334>
 800389a:	9b01      	ldr	r3, [sp, #4]
 800389c:	9d02      	ldr	r5, [sp, #8]
 800389e:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80038a2:	44c8      	add	r8, r9
 80038a4:	2c00      	cmp	r4, #0
 80038a6:	f43f aed5 	beq.w	8003654 <arm_conv_f32+0x170>
 80038aa:	08a0      	lsrs	r0, r4, #2
 80038ac:	ed5f 7a95 	vldr	s15, [pc, #-596]	@ 800365c <arm_conv_f32+0x178>
 80038b0:	f43f aec3 	beq.w	800363a <arm_conv_f32+0x156>
 80038b4:	f108 0210 	add.w	r2, r8, #16
 80038b8:	f1a5 0310 	sub.w	r3, r5, #16
 80038bc:	4601      	mov	r1, r0
 80038be:	edd3 6a04 	vldr	s13, [r3, #16]
 80038c2:	ed12 4a04 	vldr	s8, [r2, #-16]
 80038c6:	ed52 3a03 	vldr	s7, [r2, #-12]
 80038ca:	ed93 5a03 	vldr	s10, [r3, #12]
 80038ce:	ed52 4a02 	vldr	s9, [r2, #-8]
 80038d2:	ed93 6a02 	vldr	s12, [r3, #8]
 80038d6:	ed52 5a01 	vldr	s11, [r2, #-4]
 80038da:	ed93 7a01 	vldr	s14, [r3, #4]
 80038de:	ee24 4a26 	vmul.f32	s8, s8, s13
 80038e2:	ee23 5a85 	vmul.f32	s10, s7, s10
 80038e6:	ee74 6a27 	vadd.f32	s13, s8, s15
 80038ea:	ee24 6a86 	vmul.f32	s12, s9, s12
 80038ee:	ee75 6a26 	vadd.f32	s13, s10, s13
 80038f2:	ee25 7a87 	vmul.f32	s14, s11, s14
 80038f6:	ee76 7a26 	vadd.f32	s15, s12, s13
 80038fa:	3901      	subs	r1, #1
 80038fc:	f102 0210 	add.w	r2, r2, #16
 8003900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003904:	f1a3 0310 	sub.w	r3, r3, #16
 8003908:	d1d9      	bne.n	80038be <arm_conv_f32+0x3da>
 800390a:	f014 0303 	ands.w	r3, r4, #3
 800390e:	eb08 1100 	add.w	r1, r8, r0, lsl #4
 8003912:	eba5 1200 	sub.w	r2, r5, r0, lsl #4
 8003916:	f43f ae96 	beq.w	8003646 <arm_conv_f32+0x162>
 800391a:	3204      	adds	r2, #4
 800391c:	ecf1 6a01 	vldmia	r1!, {s13}
 8003920:	ed32 7a01 	vldmdb	r2!, {s14}
 8003924:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003928:	3b01      	subs	r3, #1
 800392a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800392e:	d1f5      	bne.n	800391c <arm_conv_f32+0x438>
 8003930:	3c01      	subs	r4, #1
 8003932:	ece7 7a01 	vstmia	r7!, {s15}
 8003936:	f108 0804 	add.w	r8, r8, #4
 800393a:	d1b6      	bne.n	80038aa <arm_conv_f32+0x3c6>
 800393c:	e68a      	b.n	8003654 <arm_conv_f32+0x170>
 800393e:	4637      	mov	r7, r6
 8003940:	4691      	mov	r9, r2
 8003942:	e7ae      	b.n	80038a2 <arm_conv_f32+0x3be>
 8003944:	4640      	mov	r0, r8
 8003946:	e74c      	b.n	80037e2 <arm_conv_f32+0x2fe>
 8003948:	f103 4580 	add.w	r5, r3, #1073741824	@ 0x40000000
 800394c:	3d01      	subs	r5, #1
 800394e:	e637      	b.n	80035c0 <arm_conv_f32+0xdc>
 8003950:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8003954:	4619      	mov	r1, r3
 8003956:	464a      	mov	r2, r9
 8003958:	4630      	mov	r0, r6
 800395a:	f001 fe2d 	bl	80055b8 <memset>
 800395e:	eb06 0709 	add.w	r7, r6, r9
 8003962:	e79e      	b.n	80038a2 <arm_conv_f32+0x3be>
 8003964:	4637      	mov	r7, r6
 8003966:	ea4f 0981 	mov.w	r9, r1, lsl #2
 800396a:	e79a      	b.n	80038a2 <arm_conv_f32+0x3be>
 800396c:	ed5f 5ac5 	vldr	s11, [pc, #-788]	@ 800365c <arm_conv_f32+0x178>
 8003970:	eb06 0709 	add.w	r7, r6, r9
 8003974:	4643      	mov	r3, r8
 8003976:	ed93 6a00 	vldr	s12, [r3]
 800397a:	edd5 7a00 	vldr	s15, [r5]
 800397e:	ed55 6a01 	vldr	s13, [r5, #-4]
 8003982:	ed93 7a01 	vldr	s14, [r3, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	ee66 7a27 	vmul.f32	s15, s12, s15
 800398c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003990:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003998:	ece6 7a01 	vstmia	r6!, {s15}
 800399c:	42be      	cmp	r6, r7
 800399e:	d1ea      	bne.n	8003976 <arm_conv_f32+0x492>
 80039a0:	44c8      	add	r8, r9
 80039a2:	e645      	b.n	8003630 <arm_conv_f32+0x14c>
 80039a4:	ed5f 6ad3 	vldr	s13, [pc, #-844]	@ 800365c <arm_conv_f32+0x178>
 80039a8:	eb06 0382 	add.w	r3, r6, r2, lsl #2
 80039ac:	ecb8 7a01 	vldmia	r8!, {s14}
 80039b0:	edd5 7a00 	vldr	s15, [r5]
 80039b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039bc:	ece6 7a01 	vstmia	r6!, {s15}
 80039c0:	42b3      	cmp	r3, r6
 80039c2:	d1f3      	bne.n	80039ac <arm_conv_f32+0x4c8>
 80039c4:	e646      	b.n	8003654 <arm_conv_f32+0x170>
 80039c6:	4647      	mov	r7, r8
 80039c8:	e5f2      	b.n	80035b0 <arm_conv_f32+0xcc>
 80039ca:	bf00      	nop

080039cc <__cvt>:
 80039cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039d0:	ec57 6b10 	vmov	r6, r7, d0
 80039d4:	2f00      	cmp	r7, #0
 80039d6:	460c      	mov	r4, r1
 80039d8:	4619      	mov	r1, r3
 80039da:	463b      	mov	r3, r7
 80039dc:	bfbb      	ittet	lt
 80039de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80039e2:	461f      	movlt	r7, r3
 80039e4:	2300      	movge	r3, #0
 80039e6:	232d      	movlt	r3, #45	@ 0x2d
 80039e8:	700b      	strb	r3, [r1, #0]
 80039ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80039f0:	4691      	mov	r9, r2
 80039f2:	f023 0820 	bic.w	r8, r3, #32
 80039f6:	bfbc      	itt	lt
 80039f8:	4632      	movlt	r2, r6
 80039fa:	4616      	movlt	r6, r2
 80039fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003a00:	d005      	beq.n	8003a0e <__cvt+0x42>
 8003a02:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003a06:	d100      	bne.n	8003a0a <__cvt+0x3e>
 8003a08:	3401      	adds	r4, #1
 8003a0a:	2102      	movs	r1, #2
 8003a0c:	e000      	b.n	8003a10 <__cvt+0x44>
 8003a0e:	2103      	movs	r1, #3
 8003a10:	ab03      	add	r3, sp, #12
 8003a12:	9301      	str	r3, [sp, #4]
 8003a14:	ab02      	add	r3, sp, #8
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	ec47 6b10 	vmov	d0, r6, r7
 8003a1c:	4653      	mov	r3, sl
 8003a1e:	4622      	mov	r2, r4
 8003a20:	f001 feaa 	bl	8005778 <_dtoa_r>
 8003a24:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003a28:	4605      	mov	r5, r0
 8003a2a:	d119      	bne.n	8003a60 <__cvt+0x94>
 8003a2c:	f019 0f01 	tst.w	r9, #1
 8003a30:	d00e      	beq.n	8003a50 <__cvt+0x84>
 8003a32:	eb00 0904 	add.w	r9, r0, r4
 8003a36:	2200      	movs	r2, #0
 8003a38:	2300      	movs	r3, #0
 8003a3a:	4630      	mov	r0, r6
 8003a3c:	4639      	mov	r1, r7
 8003a3e:	f7fd f84b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a42:	b108      	cbz	r0, 8003a48 <__cvt+0x7c>
 8003a44:	f8cd 900c 	str.w	r9, [sp, #12]
 8003a48:	2230      	movs	r2, #48	@ 0x30
 8003a4a:	9b03      	ldr	r3, [sp, #12]
 8003a4c:	454b      	cmp	r3, r9
 8003a4e:	d31e      	bcc.n	8003a8e <__cvt+0xc2>
 8003a50:	9b03      	ldr	r3, [sp, #12]
 8003a52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003a54:	1b5b      	subs	r3, r3, r5
 8003a56:	4628      	mov	r0, r5
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	b004      	add	sp, #16
 8003a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003a64:	eb00 0904 	add.w	r9, r0, r4
 8003a68:	d1e5      	bne.n	8003a36 <__cvt+0x6a>
 8003a6a:	7803      	ldrb	r3, [r0, #0]
 8003a6c:	2b30      	cmp	r3, #48	@ 0x30
 8003a6e:	d10a      	bne.n	8003a86 <__cvt+0xba>
 8003a70:	2200      	movs	r2, #0
 8003a72:	2300      	movs	r3, #0
 8003a74:	4630      	mov	r0, r6
 8003a76:	4639      	mov	r1, r7
 8003a78:	f7fd f82e 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a7c:	b918      	cbnz	r0, 8003a86 <__cvt+0xba>
 8003a7e:	f1c4 0401 	rsb	r4, r4, #1
 8003a82:	f8ca 4000 	str.w	r4, [sl]
 8003a86:	f8da 3000 	ldr.w	r3, [sl]
 8003a8a:	4499      	add	r9, r3
 8003a8c:	e7d3      	b.n	8003a36 <__cvt+0x6a>
 8003a8e:	1c59      	adds	r1, r3, #1
 8003a90:	9103      	str	r1, [sp, #12]
 8003a92:	701a      	strb	r2, [r3, #0]
 8003a94:	e7d9      	b.n	8003a4a <__cvt+0x7e>

08003a96 <__exponent>:
 8003a96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a98:	2900      	cmp	r1, #0
 8003a9a:	bfba      	itte	lt
 8003a9c:	4249      	neglt	r1, r1
 8003a9e:	232d      	movlt	r3, #45	@ 0x2d
 8003aa0:	232b      	movge	r3, #43	@ 0x2b
 8003aa2:	2909      	cmp	r1, #9
 8003aa4:	7002      	strb	r2, [r0, #0]
 8003aa6:	7043      	strb	r3, [r0, #1]
 8003aa8:	dd29      	ble.n	8003afe <__exponent+0x68>
 8003aaa:	f10d 0307 	add.w	r3, sp, #7
 8003aae:	461d      	mov	r5, r3
 8003ab0:	270a      	movs	r7, #10
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	fbb1 f6f7 	udiv	r6, r1, r7
 8003ab8:	fb07 1416 	mls	r4, r7, r6, r1
 8003abc:	3430      	adds	r4, #48	@ 0x30
 8003abe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	2c63      	cmp	r4, #99	@ 0x63
 8003ac6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003aca:	4631      	mov	r1, r6
 8003acc:	dcf1      	bgt.n	8003ab2 <__exponent+0x1c>
 8003ace:	3130      	adds	r1, #48	@ 0x30
 8003ad0:	1e94      	subs	r4, r2, #2
 8003ad2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003ad6:	1c41      	adds	r1, r0, #1
 8003ad8:	4623      	mov	r3, r4
 8003ada:	42ab      	cmp	r3, r5
 8003adc:	d30a      	bcc.n	8003af4 <__exponent+0x5e>
 8003ade:	f10d 0309 	add.w	r3, sp, #9
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	42ac      	cmp	r4, r5
 8003ae6:	bf88      	it	hi
 8003ae8:	2300      	movhi	r3, #0
 8003aea:	3302      	adds	r3, #2
 8003aec:	4403      	add	r3, r0
 8003aee:	1a18      	subs	r0, r3, r0
 8003af0:	b003      	add	sp, #12
 8003af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003af4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003af8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003afc:	e7ed      	b.n	8003ada <__exponent+0x44>
 8003afe:	2330      	movs	r3, #48	@ 0x30
 8003b00:	3130      	adds	r1, #48	@ 0x30
 8003b02:	7083      	strb	r3, [r0, #2]
 8003b04:	70c1      	strb	r1, [r0, #3]
 8003b06:	1d03      	adds	r3, r0, #4
 8003b08:	e7f1      	b.n	8003aee <__exponent+0x58>
	...

08003b0c <_printf_float>:
 8003b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b10:	b08d      	sub	sp, #52	@ 0x34
 8003b12:	460c      	mov	r4, r1
 8003b14:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003b18:	4616      	mov	r6, r2
 8003b1a:	461f      	mov	r7, r3
 8003b1c:	4605      	mov	r5, r0
 8003b1e:	f001 fd53 	bl	80055c8 <_localeconv_r>
 8003b22:	6803      	ldr	r3, [r0, #0]
 8003b24:	9304      	str	r3, [sp, #16]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fc fbaa 	bl	8000280 <strlen>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b30:	f8d8 3000 	ldr.w	r3, [r8]
 8003b34:	9005      	str	r0, [sp, #20]
 8003b36:	3307      	adds	r3, #7
 8003b38:	f023 0307 	bic.w	r3, r3, #7
 8003b3c:	f103 0208 	add.w	r2, r3, #8
 8003b40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003b44:	f8d4 b000 	ldr.w	fp, [r4]
 8003b48:	f8c8 2000 	str.w	r2, [r8]
 8003b4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003b54:	9307      	str	r3, [sp, #28]
 8003b56:	f8cd 8018 	str.w	r8, [sp, #24]
 8003b5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003b5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b62:	4b9c      	ldr	r3, [pc, #624]	@ (8003dd4 <_printf_float+0x2c8>)
 8003b64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b68:	f7fc ffe8 	bl	8000b3c <__aeabi_dcmpun>
 8003b6c:	bb70      	cbnz	r0, 8003bcc <_printf_float+0xc0>
 8003b6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b72:	4b98      	ldr	r3, [pc, #608]	@ (8003dd4 <_printf_float+0x2c8>)
 8003b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b78:	f7fc ffc2 	bl	8000b00 <__aeabi_dcmple>
 8003b7c:	bb30      	cbnz	r0, 8003bcc <_printf_float+0xc0>
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2300      	movs	r3, #0
 8003b82:	4640      	mov	r0, r8
 8003b84:	4649      	mov	r1, r9
 8003b86:	f7fc ffb1 	bl	8000aec <__aeabi_dcmplt>
 8003b8a:	b110      	cbz	r0, 8003b92 <_printf_float+0x86>
 8003b8c:	232d      	movs	r3, #45	@ 0x2d
 8003b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b92:	4a91      	ldr	r2, [pc, #580]	@ (8003dd8 <_printf_float+0x2cc>)
 8003b94:	4b91      	ldr	r3, [pc, #580]	@ (8003ddc <_printf_float+0x2d0>)
 8003b96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003b9a:	bf94      	ite	ls
 8003b9c:	4690      	movls	r8, r2
 8003b9e:	4698      	movhi	r8, r3
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	6123      	str	r3, [r4, #16]
 8003ba4:	f02b 0304 	bic.w	r3, fp, #4
 8003ba8:	6023      	str	r3, [r4, #0]
 8003baa:	f04f 0900 	mov.w	r9, #0
 8003bae:	9700      	str	r7, [sp, #0]
 8003bb0:	4633      	mov	r3, r6
 8003bb2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	f000 f9d2 	bl	8003f60 <_printf_common>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	f040 808d 	bne.w	8003cdc <_printf_float+0x1d0>
 8003bc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bc6:	b00d      	add	sp, #52	@ 0x34
 8003bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bcc:	4642      	mov	r2, r8
 8003bce:	464b      	mov	r3, r9
 8003bd0:	4640      	mov	r0, r8
 8003bd2:	4649      	mov	r1, r9
 8003bd4:	f7fc ffb2 	bl	8000b3c <__aeabi_dcmpun>
 8003bd8:	b140      	cbz	r0, 8003bec <_printf_float+0xe0>
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	bfbc      	itt	lt
 8003be0:	232d      	movlt	r3, #45	@ 0x2d
 8003be2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003be6:	4a7e      	ldr	r2, [pc, #504]	@ (8003de0 <_printf_float+0x2d4>)
 8003be8:	4b7e      	ldr	r3, [pc, #504]	@ (8003de4 <_printf_float+0x2d8>)
 8003bea:	e7d4      	b.n	8003b96 <_printf_float+0x8a>
 8003bec:	6863      	ldr	r3, [r4, #4]
 8003bee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003bf2:	9206      	str	r2, [sp, #24]
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	d13b      	bne.n	8003c70 <_printf_float+0x164>
 8003bf8:	2306      	movs	r3, #6
 8003bfa:	6063      	str	r3, [r4, #4]
 8003bfc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003c00:	2300      	movs	r3, #0
 8003c02:	6022      	str	r2, [r4, #0]
 8003c04:	9303      	str	r3, [sp, #12]
 8003c06:	ab0a      	add	r3, sp, #40	@ 0x28
 8003c08:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003c0c:	ab09      	add	r3, sp, #36	@ 0x24
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	6861      	ldr	r1, [r4, #4]
 8003c12:	ec49 8b10 	vmov	d0, r8, r9
 8003c16:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	f7ff fed6 	bl	80039cc <__cvt>
 8003c20:	9b06      	ldr	r3, [sp, #24]
 8003c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003c24:	2b47      	cmp	r3, #71	@ 0x47
 8003c26:	4680      	mov	r8, r0
 8003c28:	d129      	bne.n	8003c7e <_printf_float+0x172>
 8003c2a:	1cc8      	adds	r0, r1, #3
 8003c2c:	db02      	blt.n	8003c34 <_printf_float+0x128>
 8003c2e:	6863      	ldr	r3, [r4, #4]
 8003c30:	4299      	cmp	r1, r3
 8003c32:	dd41      	ble.n	8003cb8 <_printf_float+0x1ac>
 8003c34:	f1aa 0a02 	sub.w	sl, sl, #2
 8003c38:	fa5f fa8a 	uxtb.w	sl, sl
 8003c3c:	3901      	subs	r1, #1
 8003c3e:	4652      	mov	r2, sl
 8003c40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003c44:	9109      	str	r1, [sp, #36]	@ 0x24
 8003c46:	f7ff ff26 	bl	8003a96 <__exponent>
 8003c4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003c4c:	1813      	adds	r3, r2, r0
 8003c4e:	2a01      	cmp	r2, #1
 8003c50:	4681      	mov	r9, r0
 8003c52:	6123      	str	r3, [r4, #16]
 8003c54:	dc02      	bgt.n	8003c5c <_printf_float+0x150>
 8003c56:	6822      	ldr	r2, [r4, #0]
 8003c58:	07d2      	lsls	r2, r2, #31
 8003c5a:	d501      	bpl.n	8003c60 <_printf_float+0x154>
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	6123      	str	r3, [r4, #16]
 8003c60:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0a2      	beq.n	8003bae <_printf_float+0xa2>
 8003c68:	232d      	movs	r3, #45	@ 0x2d
 8003c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c6e:	e79e      	b.n	8003bae <_printf_float+0xa2>
 8003c70:	9a06      	ldr	r2, [sp, #24]
 8003c72:	2a47      	cmp	r2, #71	@ 0x47
 8003c74:	d1c2      	bne.n	8003bfc <_printf_float+0xf0>
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1c0      	bne.n	8003bfc <_printf_float+0xf0>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e7bd      	b.n	8003bfa <_printf_float+0xee>
 8003c7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c82:	d9db      	bls.n	8003c3c <_printf_float+0x130>
 8003c84:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003c88:	d118      	bne.n	8003cbc <_printf_float+0x1b0>
 8003c8a:	2900      	cmp	r1, #0
 8003c8c:	6863      	ldr	r3, [r4, #4]
 8003c8e:	dd0b      	ble.n	8003ca8 <_printf_float+0x19c>
 8003c90:	6121      	str	r1, [r4, #16]
 8003c92:	b913      	cbnz	r3, 8003c9a <_printf_float+0x18e>
 8003c94:	6822      	ldr	r2, [r4, #0]
 8003c96:	07d0      	lsls	r0, r2, #31
 8003c98:	d502      	bpl.n	8003ca0 <_printf_float+0x194>
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	440b      	add	r3, r1
 8003c9e:	6123      	str	r3, [r4, #16]
 8003ca0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003ca2:	f04f 0900 	mov.w	r9, #0
 8003ca6:	e7db      	b.n	8003c60 <_printf_float+0x154>
 8003ca8:	b913      	cbnz	r3, 8003cb0 <_printf_float+0x1a4>
 8003caa:	6822      	ldr	r2, [r4, #0]
 8003cac:	07d2      	lsls	r2, r2, #31
 8003cae:	d501      	bpl.n	8003cb4 <_printf_float+0x1a8>
 8003cb0:	3302      	adds	r3, #2
 8003cb2:	e7f4      	b.n	8003c9e <_printf_float+0x192>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e7f2      	b.n	8003c9e <_printf_float+0x192>
 8003cb8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003cbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003cbe:	4299      	cmp	r1, r3
 8003cc0:	db05      	blt.n	8003cce <_printf_float+0x1c2>
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	6121      	str	r1, [r4, #16]
 8003cc6:	07d8      	lsls	r0, r3, #31
 8003cc8:	d5ea      	bpl.n	8003ca0 <_printf_float+0x194>
 8003cca:	1c4b      	adds	r3, r1, #1
 8003ccc:	e7e7      	b.n	8003c9e <_printf_float+0x192>
 8003cce:	2900      	cmp	r1, #0
 8003cd0:	bfd4      	ite	le
 8003cd2:	f1c1 0202 	rsble	r2, r1, #2
 8003cd6:	2201      	movgt	r2, #1
 8003cd8:	4413      	add	r3, r2
 8003cda:	e7e0      	b.n	8003c9e <_printf_float+0x192>
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	055a      	lsls	r2, r3, #21
 8003ce0:	d407      	bmi.n	8003cf2 <_printf_float+0x1e6>
 8003ce2:	6923      	ldr	r3, [r4, #16]
 8003ce4:	4642      	mov	r2, r8
 8003ce6:	4631      	mov	r1, r6
 8003ce8:	4628      	mov	r0, r5
 8003cea:	47b8      	blx	r7
 8003cec:	3001      	adds	r0, #1
 8003cee:	d12b      	bne.n	8003d48 <_printf_float+0x23c>
 8003cf0:	e767      	b.n	8003bc2 <_printf_float+0xb6>
 8003cf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003cf6:	f240 80dd 	bls.w	8003eb4 <_printf_float+0x3a8>
 8003cfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003cfe:	2200      	movs	r2, #0
 8003d00:	2300      	movs	r3, #0
 8003d02:	f7fc fee9 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d06:	2800      	cmp	r0, #0
 8003d08:	d033      	beq.n	8003d72 <_printf_float+0x266>
 8003d0a:	4a37      	ldr	r2, [pc, #220]	@ (8003de8 <_printf_float+0x2dc>)
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	4631      	mov	r1, r6
 8003d10:	4628      	mov	r0, r5
 8003d12:	47b8      	blx	r7
 8003d14:	3001      	adds	r0, #1
 8003d16:	f43f af54 	beq.w	8003bc2 <_printf_float+0xb6>
 8003d1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003d1e:	4543      	cmp	r3, r8
 8003d20:	db02      	blt.n	8003d28 <_printf_float+0x21c>
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	07d8      	lsls	r0, r3, #31
 8003d26:	d50f      	bpl.n	8003d48 <_printf_float+0x23c>
 8003d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d2c:	4631      	mov	r1, r6
 8003d2e:	4628      	mov	r0, r5
 8003d30:	47b8      	blx	r7
 8003d32:	3001      	adds	r0, #1
 8003d34:	f43f af45 	beq.w	8003bc2 <_printf_float+0xb6>
 8003d38:	f04f 0900 	mov.w	r9, #0
 8003d3c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003d40:	f104 0a1a 	add.w	sl, r4, #26
 8003d44:	45c8      	cmp	r8, r9
 8003d46:	dc09      	bgt.n	8003d5c <_printf_float+0x250>
 8003d48:	6823      	ldr	r3, [r4, #0]
 8003d4a:	079b      	lsls	r3, r3, #30
 8003d4c:	f100 8103 	bmi.w	8003f56 <_printf_float+0x44a>
 8003d50:	68e0      	ldr	r0, [r4, #12]
 8003d52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003d54:	4298      	cmp	r0, r3
 8003d56:	bfb8      	it	lt
 8003d58:	4618      	movlt	r0, r3
 8003d5a:	e734      	b.n	8003bc6 <_printf_float+0xba>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4652      	mov	r2, sl
 8003d60:	4631      	mov	r1, r6
 8003d62:	4628      	mov	r0, r5
 8003d64:	47b8      	blx	r7
 8003d66:	3001      	adds	r0, #1
 8003d68:	f43f af2b 	beq.w	8003bc2 <_printf_float+0xb6>
 8003d6c:	f109 0901 	add.w	r9, r9, #1
 8003d70:	e7e8      	b.n	8003d44 <_printf_float+0x238>
 8003d72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	dc39      	bgt.n	8003dec <_printf_float+0x2e0>
 8003d78:	4a1b      	ldr	r2, [pc, #108]	@ (8003de8 <_printf_float+0x2dc>)
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	4631      	mov	r1, r6
 8003d7e:	4628      	mov	r0, r5
 8003d80:	47b8      	blx	r7
 8003d82:	3001      	adds	r0, #1
 8003d84:	f43f af1d 	beq.w	8003bc2 <_printf_float+0xb6>
 8003d88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003d8c:	ea59 0303 	orrs.w	r3, r9, r3
 8003d90:	d102      	bne.n	8003d98 <_printf_float+0x28c>
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	07d9      	lsls	r1, r3, #31
 8003d96:	d5d7      	bpl.n	8003d48 <_printf_float+0x23c>
 8003d98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d9c:	4631      	mov	r1, r6
 8003d9e:	4628      	mov	r0, r5
 8003da0:	47b8      	blx	r7
 8003da2:	3001      	adds	r0, #1
 8003da4:	f43f af0d 	beq.w	8003bc2 <_printf_float+0xb6>
 8003da8:	f04f 0a00 	mov.w	sl, #0
 8003dac:	f104 0b1a 	add.w	fp, r4, #26
 8003db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003db2:	425b      	negs	r3, r3
 8003db4:	4553      	cmp	r3, sl
 8003db6:	dc01      	bgt.n	8003dbc <_printf_float+0x2b0>
 8003db8:	464b      	mov	r3, r9
 8003dba:	e793      	b.n	8003ce4 <_printf_float+0x1d8>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	465a      	mov	r2, fp
 8003dc0:	4631      	mov	r1, r6
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	47b8      	blx	r7
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	f43f aefb 	beq.w	8003bc2 <_printf_float+0xb6>
 8003dcc:	f10a 0a01 	add.w	sl, sl, #1
 8003dd0:	e7ee      	b.n	8003db0 <_printf_float+0x2a4>
 8003dd2:	bf00      	nop
 8003dd4:	7fefffff 	.word	0x7fefffff
 8003dd8:	08008116 	.word	0x08008116
 8003ddc:	0800811a 	.word	0x0800811a
 8003de0:	0800811e 	.word	0x0800811e
 8003de4:	08008122 	.word	0x08008122
 8003de8:	08008126 	.word	0x08008126
 8003dec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003dee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003df2:	4553      	cmp	r3, sl
 8003df4:	bfa8      	it	ge
 8003df6:	4653      	movge	r3, sl
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	4699      	mov	r9, r3
 8003dfc:	dc36      	bgt.n	8003e6c <_printf_float+0x360>
 8003dfe:	f04f 0b00 	mov.w	fp, #0
 8003e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e06:	f104 021a 	add.w	r2, r4, #26
 8003e0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e0c:	9306      	str	r3, [sp, #24]
 8003e0e:	eba3 0309 	sub.w	r3, r3, r9
 8003e12:	455b      	cmp	r3, fp
 8003e14:	dc31      	bgt.n	8003e7a <_printf_float+0x36e>
 8003e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e18:	459a      	cmp	sl, r3
 8003e1a:	dc3a      	bgt.n	8003e92 <_printf_float+0x386>
 8003e1c:	6823      	ldr	r3, [r4, #0]
 8003e1e:	07da      	lsls	r2, r3, #31
 8003e20:	d437      	bmi.n	8003e92 <_printf_float+0x386>
 8003e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e24:	ebaa 0903 	sub.w	r9, sl, r3
 8003e28:	9b06      	ldr	r3, [sp, #24]
 8003e2a:	ebaa 0303 	sub.w	r3, sl, r3
 8003e2e:	4599      	cmp	r9, r3
 8003e30:	bfa8      	it	ge
 8003e32:	4699      	movge	r9, r3
 8003e34:	f1b9 0f00 	cmp.w	r9, #0
 8003e38:	dc33      	bgt.n	8003ea2 <_printf_float+0x396>
 8003e3a:	f04f 0800 	mov.w	r8, #0
 8003e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e42:	f104 0b1a 	add.w	fp, r4, #26
 8003e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e48:	ebaa 0303 	sub.w	r3, sl, r3
 8003e4c:	eba3 0309 	sub.w	r3, r3, r9
 8003e50:	4543      	cmp	r3, r8
 8003e52:	f77f af79 	ble.w	8003d48 <_printf_float+0x23c>
 8003e56:	2301      	movs	r3, #1
 8003e58:	465a      	mov	r2, fp
 8003e5a:	4631      	mov	r1, r6
 8003e5c:	4628      	mov	r0, r5
 8003e5e:	47b8      	blx	r7
 8003e60:	3001      	adds	r0, #1
 8003e62:	f43f aeae 	beq.w	8003bc2 <_printf_float+0xb6>
 8003e66:	f108 0801 	add.w	r8, r8, #1
 8003e6a:	e7ec      	b.n	8003e46 <_printf_float+0x33a>
 8003e6c:	4642      	mov	r2, r8
 8003e6e:	4631      	mov	r1, r6
 8003e70:	4628      	mov	r0, r5
 8003e72:	47b8      	blx	r7
 8003e74:	3001      	adds	r0, #1
 8003e76:	d1c2      	bne.n	8003dfe <_printf_float+0x2f2>
 8003e78:	e6a3      	b.n	8003bc2 <_printf_float+0xb6>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4631      	mov	r1, r6
 8003e7e:	4628      	mov	r0, r5
 8003e80:	9206      	str	r2, [sp, #24]
 8003e82:	47b8      	blx	r7
 8003e84:	3001      	adds	r0, #1
 8003e86:	f43f ae9c 	beq.w	8003bc2 <_printf_float+0xb6>
 8003e8a:	9a06      	ldr	r2, [sp, #24]
 8003e8c:	f10b 0b01 	add.w	fp, fp, #1
 8003e90:	e7bb      	b.n	8003e0a <_printf_float+0x2fe>
 8003e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e96:	4631      	mov	r1, r6
 8003e98:	4628      	mov	r0, r5
 8003e9a:	47b8      	blx	r7
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d1c0      	bne.n	8003e22 <_printf_float+0x316>
 8003ea0:	e68f      	b.n	8003bc2 <_printf_float+0xb6>
 8003ea2:	9a06      	ldr	r2, [sp, #24]
 8003ea4:	464b      	mov	r3, r9
 8003ea6:	4442      	add	r2, r8
 8003ea8:	4631      	mov	r1, r6
 8003eaa:	4628      	mov	r0, r5
 8003eac:	47b8      	blx	r7
 8003eae:	3001      	adds	r0, #1
 8003eb0:	d1c3      	bne.n	8003e3a <_printf_float+0x32e>
 8003eb2:	e686      	b.n	8003bc2 <_printf_float+0xb6>
 8003eb4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003eb8:	f1ba 0f01 	cmp.w	sl, #1
 8003ebc:	dc01      	bgt.n	8003ec2 <_printf_float+0x3b6>
 8003ebe:	07db      	lsls	r3, r3, #31
 8003ec0:	d536      	bpl.n	8003f30 <_printf_float+0x424>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	4642      	mov	r2, r8
 8003ec6:	4631      	mov	r1, r6
 8003ec8:	4628      	mov	r0, r5
 8003eca:	47b8      	blx	r7
 8003ecc:	3001      	adds	r0, #1
 8003ece:	f43f ae78 	beq.w	8003bc2 <_printf_float+0xb6>
 8003ed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	4628      	mov	r0, r5
 8003eda:	47b8      	blx	r7
 8003edc:	3001      	adds	r0, #1
 8003ede:	f43f ae70 	beq.w	8003bc2 <_printf_float+0xb6>
 8003ee2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003eee:	f7fc fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ef2:	b9c0      	cbnz	r0, 8003f26 <_printf_float+0x41a>
 8003ef4:	4653      	mov	r3, sl
 8003ef6:	f108 0201 	add.w	r2, r8, #1
 8003efa:	4631      	mov	r1, r6
 8003efc:	4628      	mov	r0, r5
 8003efe:	47b8      	blx	r7
 8003f00:	3001      	adds	r0, #1
 8003f02:	d10c      	bne.n	8003f1e <_printf_float+0x412>
 8003f04:	e65d      	b.n	8003bc2 <_printf_float+0xb6>
 8003f06:	2301      	movs	r3, #1
 8003f08:	465a      	mov	r2, fp
 8003f0a:	4631      	mov	r1, r6
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	47b8      	blx	r7
 8003f10:	3001      	adds	r0, #1
 8003f12:	f43f ae56 	beq.w	8003bc2 <_printf_float+0xb6>
 8003f16:	f108 0801 	add.w	r8, r8, #1
 8003f1a:	45d0      	cmp	r8, sl
 8003f1c:	dbf3      	blt.n	8003f06 <_printf_float+0x3fa>
 8003f1e:	464b      	mov	r3, r9
 8003f20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003f24:	e6df      	b.n	8003ce6 <_printf_float+0x1da>
 8003f26:	f04f 0800 	mov.w	r8, #0
 8003f2a:	f104 0b1a 	add.w	fp, r4, #26
 8003f2e:	e7f4      	b.n	8003f1a <_printf_float+0x40e>
 8003f30:	2301      	movs	r3, #1
 8003f32:	4642      	mov	r2, r8
 8003f34:	e7e1      	b.n	8003efa <_printf_float+0x3ee>
 8003f36:	2301      	movs	r3, #1
 8003f38:	464a      	mov	r2, r9
 8003f3a:	4631      	mov	r1, r6
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	47b8      	blx	r7
 8003f40:	3001      	adds	r0, #1
 8003f42:	f43f ae3e 	beq.w	8003bc2 <_printf_float+0xb6>
 8003f46:	f108 0801 	add.w	r8, r8, #1
 8003f4a:	68e3      	ldr	r3, [r4, #12]
 8003f4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003f4e:	1a5b      	subs	r3, r3, r1
 8003f50:	4543      	cmp	r3, r8
 8003f52:	dcf0      	bgt.n	8003f36 <_printf_float+0x42a>
 8003f54:	e6fc      	b.n	8003d50 <_printf_float+0x244>
 8003f56:	f04f 0800 	mov.w	r8, #0
 8003f5a:	f104 0919 	add.w	r9, r4, #25
 8003f5e:	e7f4      	b.n	8003f4a <_printf_float+0x43e>

08003f60 <_printf_common>:
 8003f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f64:	4616      	mov	r6, r2
 8003f66:	4698      	mov	r8, r3
 8003f68:	688a      	ldr	r2, [r1, #8]
 8003f6a:	690b      	ldr	r3, [r1, #16]
 8003f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f70:	4293      	cmp	r3, r2
 8003f72:	bfb8      	it	lt
 8003f74:	4613      	movlt	r3, r2
 8003f76:	6033      	str	r3, [r6, #0]
 8003f78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f7c:	4607      	mov	r7, r0
 8003f7e:	460c      	mov	r4, r1
 8003f80:	b10a      	cbz	r2, 8003f86 <_printf_common+0x26>
 8003f82:	3301      	adds	r3, #1
 8003f84:	6033      	str	r3, [r6, #0]
 8003f86:	6823      	ldr	r3, [r4, #0]
 8003f88:	0699      	lsls	r1, r3, #26
 8003f8a:	bf42      	ittt	mi
 8003f8c:	6833      	ldrmi	r3, [r6, #0]
 8003f8e:	3302      	addmi	r3, #2
 8003f90:	6033      	strmi	r3, [r6, #0]
 8003f92:	6825      	ldr	r5, [r4, #0]
 8003f94:	f015 0506 	ands.w	r5, r5, #6
 8003f98:	d106      	bne.n	8003fa8 <_printf_common+0x48>
 8003f9a:	f104 0a19 	add.w	sl, r4, #25
 8003f9e:	68e3      	ldr	r3, [r4, #12]
 8003fa0:	6832      	ldr	r2, [r6, #0]
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	42ab      	cmp	r3, r5
 8003fa6:	dc26      	bgt.n	8003ff6 <_printf_common+0x96>
 8003fa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003fac:	6822      	ldr	r2, [r4, #0]
 8003fae:	3b00      	subs	r3, #0
 8003fb0:	bf18      	it	ne
 8003fb2:	2301      	movne	r3, #1
 8003fb4:	0692      	lsls	r2, r2, #26
 8003fb6:	d42b      	bmi.n	8004010 <_printf_common+0xb0>
 8003fb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	4638      	mov	r0, r7
 8003fc0:	47c8      	blx	r9
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	d01e      	beq.n	8004004 <_printf_common+0xa4>
 8003fc6:	6823      	ldr	r3, [r4, #0]
 8003fc8:	6922      	ldr	r2, [r4, #16]
 8003fca:	f003 0306 	and.w	r3, r3, #6
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	bf02      	ittt	eq
 8003fd2:	68e5      	ldreq	r5, [r4, #12]
 8003fd4:	6833      	ldreq	r3, [r6, #0]
 8003fd6:	1aed      	subeq	r5, r5, r3
 8003fd8:	68a3      	ldr	r3, [r4, #8]
 8003fda:	bf0c      	ite	eq
 8003fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fe0:	2500      	movne	r5, #0
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	bfc4      	itt	gt
 8003fe6:	1a9b      	subgt	r3, r3, r2
 8003fe8:	18ed      	addgt	r5, r5, r3
 8003fea:	2600      	movs	r6, #0
 8003fec:	341a      	adds	r4, #26
 8003fee:	42b5      	cmp	r5, r6
 8003ff0:	d11a      	bne.n	8004028 <_printf_common+0xc8>
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	e008      	b.n	8004008 <_printf_common+0xa8>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4652      	mov	r2, sl
 8003ffa:	4641      	mov	r1, r8
 8003ffc:	4638      	mov	r0, r7
 8003ffe:	47c8      	blx	r9
 8004000:	3001      	adds	r0, #1
 8004002:	d103      	bne.n	800400c <_printf_common+0xac>
 8004004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800400c:	3501      	adds	r5, #1
 800400e:	e7c6      	b.n	8003f9e <_printf_common+0x3e>
 8004010:	18e1      	adds	r1, r4, r3
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	2030      	movs	r0, #48	@ 0x30
 8004016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800401a:	4422      	add	r2, r4
 800401c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004020:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004024:	3302      	adds	r3, #2
 8004026:	e7c7      	b.n	8003fb8 <_printf_common+0x58>
 8004028:	2301      	movs	r3, #1
 800402a:	4622      	mov	r2, r4
 800402c:	4641      	mov	r1, r8
 800402e:	4638      	mov	r0, r7
 8004030:	47c8      	blx	r9
 8004032:	3001      	adds	r0, #1
 8004034:	d0e6      	beq.n	8004004 <_printf_common+0xa4>
 8004036:	3601      	adds	r6, #1
 8004038:	e7d9      	b.n	8003fee <_printf_common+0x8e>
	...

0800403c <_printf_i>:
 800403c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004040:	7e0f      	ldrb	r7, [r1, #24]
 8004042:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004044:	2f78      	cmp	r7, #120	@ 0x78
 8004046:	4691      	mov	r9, r2
 8004048:	4680      	mov	r8, r0
 800404a:	460c      	mov	r4, r1
 800404c:	469a      	mov	sl, r3
 800404e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004052:	d807      	bhi.n	8004064 <_printf_i+0x28>
 8004054:	2f62      	cmp	r7, #98	@ 0x62
 8004056:	d80a      	bhi.n	800406e <_printf_i+0x32>
 8004058:	2f00      	cmp	r7, #0
 800405a:	f000 80d2 	beq.w	8004202 <_printf_i+0x1c6>
 800405e:	2f58      	cmp	r7, #88	@ 0x58
 8004060:	f000 80b9 	beq.w	80041d6 <_printf_i+0x19a>
 8004064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800406c:	e03a      	b.n	80040e4 <_printf_i+0xa8>
 800406e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004072:	2b15      	cmp	r3, #21
 8004074:	d8f6      	bhi.n	8004064 <_printf_i+0x28>
 8004076:	a101      	add	r1, pc, #4	@ (adr r1, 800407c <_printf_i+0x40>)
 8004078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800407c:	080040d5 	.word	0x080040d5
 8004080:	080040e9 	.word	0x080040e9
 8004084:	08004065 	.word	0x08004065
 8004088:	08004065 	.word	0x08004065
 800408c:	08004065 	.word	0x08004065
 8004090:	08004065 	.word	0x08004065
 8004094:	080040e9 	.word	0x080040e9
 8004098:	08004065 	.word	0x08004065
 800409c:	08004065 	.word	0x08004065
 80040a0:	08004065 	.word	0x08004065
 80040a4:	08004065 	.word	0x08004065
 80040a8:	080041e9 	.word	0x080041e9
 80040ac:	08004113 	.word	0x08004113
 80040b0:	080041a3 	.word	0x080041a3
 80040b4:	08004065 	.word	0x08004065
 80040b8:	08004065 	.word	0x08004065
 80040bc:	0800420b 	.word	0x0800420b
 80040c0:	08004065 	.word	0x08004065
 80040c4:	08004113 	.word	0x08004113
 80040c8:	08004065 	.word	0x08004065
 80040cc:	08004065 	.word	0x08004065
 80040d0:	080041ab 	.word	0x080041ab
 80040d4:	6833      	ldr	r3, [r6, #0]
 80040d6:	1d1a      	adds	r2, r3, #4
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6032      	str	r2, [r6, #0]
 80040dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040e4:	2301      	movs	r3, #1
 80040e6:	e09d      	b.n	8004224 <_printf_i+0x1e8>
 80040e8:	6833      	ldr	r3, [r6, #0]
 80040ea:	6820      	ldr	r0, [r4, #0]
 80040ec:	1d19      	adds	r1, r3, #4
 80040ee:	6031      	str	r1, [r6, #0]
 80040f0:	0606      	lsls	r6, r0, #24
 80040f2:	d501      	bpl.n	80040f8 <_printf_i+0xbc>
 80040f4:	681d      	ldr	r5, [r3, #0]
 80040f6:	e003      	b.n	8004100 <_printf_i+0xc4>
 80040f8:	0645      	lsls	r5, r0, #25
 80040fa:	d5fb      	bpl.n	80040f4 <_printf_i+0xb8>
 80040fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004100:	2d00      	cmp	r5, #0
 8004102:	da03      	bge.n	800410c <_printf_i+0xd0>
 8004104:	232d      	movs	r3, #45	@ 0x2d
 8004106:	426d      	negs	r5, r5
 8004108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800410c:	4859      	ldr	r0, [pc, #356]	@ (8004274 <_printf_i+0x238>)
 800410e:	230a      	movs	r3, #10
 8004110:	e011      	b.n	8004136 <_printf_i+0xfa>
 8004112:	6821      	ldr	r1, [r4, #0]
 8004114:	6833      	ldr	r3, [r6, #0]
 8004116:	0608      	lsls	r0, r1, #24
 8004118:	f853 5b04 	ldr.w	r5, [r3], #4
 800411c:	d402      	bmi.n	8004124 <_printf_i+0xe8>
 800411e:	0649      	lsls	r1, r1, #25
 8004120:	bf48      	it	mi
 8004122:	b2ad      	uxthmi	r5, r5
 8004124:	2f6f      	cmp	r7, #111	@ 0x6f
 8004126:	4853      	ldr	r0, [pc, #332]	@ (8004274 <_printf_i+0x238>)
 8004128:	6033      	str	r3, [r6, #0]
 800412a:	bf14      	ite	ne
 800412c:	230a      	movne	r3, #10
 800412e:	2308      	moveq	r3, #8
 8004130:	2100      	movs	r1, #0
 8004132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004136:	6866      	ldr	r6, [r4, #4]
 8004138:	60a6      	str	r6, [r4, #8]
 800413a:	2e00      	cmp	r6, #0
 800413c:	bfa2      	ittt	ge
 800413e:	6821      	ldrge	r1, [r4, #0]
 8004140:	f021 0104 	bicge.w	r1, r1, #4
 8004144:	6021      	strge	r1, [r4, #0]
 8004146:	b90d      	cbnz	r5, 800414c <_printf_i+0x110>
 8004148:	2e00      	cmp	r6, #0
 800414a:	d04b      	beq.n	80041e4 <_printf_i+0x1a8>
 800414c:	4616      	mov	r6, r2
 800414e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004152:	fb03 5711 	mls	r7, r3, r1, r5
 8004156:	5dc7      	ldrb	r7, [r0, r7]
 8004158:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800415c:	462f      	mov	r7, r5
 800415e:	42bb      	cmp	r3, r7
 8004160:	460d      	mov	r5, r1
 8004162:	d9f4      	bls.n	800414e <_printf_i+0x112>
 8004164:	2b08      	cmp	r3, #8
 8004166:	d10b      	bne.n	8004180 <_printf_i+0x144>
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	07df      	lsls	r7, r3, #31
 800416c:	d508      	bpl.n	8004180 <_printf_i+0x144>
 800416e:	6923      	ldr	r3, [r4, #16]
 8004170:	6861      	ldr	r1, [r4, #4]
 8004172:	4299      	cmp	r1, r3
 8004174:	bfde      	ittt	le
 8004176:	2330      	movle	r3, #48	@ 0x30
 8004178:	f806 3c01 	strble.w	r3, [r6, #-1]
 800417c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004180:	1b92      	subs	r2, r2, r6
 8004182:	6122      	str	r2, [r4, #16]
 8004184:	f8cd a000 	str.w	sl, [sp]
 8004188:	464b      	mov	r3, r9
 800418a:	aa03      	add	r2, sp, #12
 800418c:	4621      	mov	r1, r4
 800418e:	4640      	mov	r0, r8
 8004190:	f7ff fee6 	bl	8003f60 <_printf_common>
 8004194:	3001      	adds	r0, #1
 8004196:	d14a      	bne.n	800422e <_printf_i+0x1f2>
 8004198:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800419c:	b004      	add	sp, #16
 800419e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a2:	6823      	ldr	r3, [r4, #0]
 80041a4:	f043 0320 	orr.w	r3, r3, #32
 80041a8:	6023      	str	r3, [r4, #0]
 80041aa:	4833      	ldr	r0, [pc, #204]	@ (8004278 <_printf_i+0x23c>)
 80041ac:	2778      	movs	r7, #120	@ 0x78
 80041ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	6831      	ldr	r1, [r6, #0]
 80041b6:	061f      	lsls	r7, r3, #24
 80041b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80041bc:	d402      	bmi.n	80041c4 <_printf_i+0x188>
 80041be:	065f      	lsls	r7, r3, #25
 80041c0:	bf48      	it	mi
 80041c2:	b2ad      	uxthmi	r5, r5
 80041c4:	6031      	str	r1, [r6, #0]
 80041c6:	07d9      	lsls	r1, r3, #31
 80041c8:	bf44      	itt	mi
 80041ca:	f043 0320 	orrmi.w	r3, r3, #32
 80041ce:	6023      	strmi	r3, [r4, #0]
 80041d0:	b11d      	cbz	r5, 80041da <_printf_i+0x19e>
 80041d2:	2310      	movs	r3, #16
 80041d4:	e7ac      	b.n	8004130 <_printf_i+0xf4>
 80041d6:	4827      	ldr	r0, [pc, #156]	@ (8004274 <_printf_i+0x238>)
 80041d8:	e7e9      	b.n	80041ae <_printf_i+0x172>
 80041da:	6823      	ldr	r3, [r4, #0]
 80041dc:	f023 0320 	bic.w	r3, r3, #32
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	e7f6      	b.n	80041d2 <_printf_i+0x196>
 80041e4:	4616      	mov	r6, r2
 80041e6:	e7bd      	b.n	8004164 <_printf_i+0x128>
 80041e8:	6833      	ldr	r3, [r6, #0]
 80041ea:	6825      	ldr	r5, [r4, #0]
 80041ec:	6961      	ldr	r1, [r4, #20]
 80041ee:	1d18      	adds	r0, r3, #4
 80041f0:	6030      	str	r0, [r6, #0]
 80041f2:	062e      	lsls	r6, r5, #24
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	d501      	bpl.n	80041fc <_printf_i+0x1c0>
 80041f8:	6019      	str	r1, [r3, #0]
 80041fa:	e002      	b.n	8004202 <_printf_i+0x1c6>
 80041fc:	0668      	lsls	r0, r5, #25
 80041fe:	d5fb      	bpl.n	80041f8 <_printf_i+0x1bc>
 8004200:	8019      	strh	r1, [r3, #0]
 8004202:	2300      	movs	r3, #0
 8004204:	6123      	str	r3, [r4, #16]
 8004206:	4616      	mov	r6, r2
 8004208:	e7bc      	b.n	8004184 <_printf_i+0x148>
 800420a:	6833      	ldr	r3, [r6, #0]
 800420c:	1d1a      	adds	r2, r3, #4
 800420e:	6032      	str	r2, [r6, #0]
 8004210:	681e      	ldr	r6, [r3, #0]
 8004212:	6862      	ldr	r2, [r4, #4]
 8004214:	2100      	movs	r1, #0
 8004216:	4630      	mov	r0, r6
 8004218:	f7fb ffe2 	bl	80001e0 <memchr>
 800421c:	b108      	cbz	r0, 8004222 <_printf_i+0x1e6>
 800421e:	1b80      	subs	r0, r0, r6
 8004220:	6060      	str	r0, [r4, #4]
 8004222:	6863      	ldr	r3, [r4, #4]
 8004224:	6123      	str	r3, [r4, #16]
 8004226:	2300      	movs	r3, #0
 8004228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800422c:	e7aa      	b.n	8004184 <_printf_i+0x148>
 800422e:	6923      	ldr	r3, [r4, #16]
 8004230:	4632      	mov	r2, r6
 8004232:	4649      	mov	r1, r9
 8004234:	4640      	mov	r0, r8
 8004236:	47d0      	blx	sl
 8004238:	3001      	adds	r0, #1
 800423a:	d0ad      	beq.n	8004198 <_printf_i+0x15c>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	079b      	lsls	r3, r3, #30
 8004240:	d413      	bmi.n	800426a <_printf_i+0x22e>
 8004242:	68e0      	ldr	r0, [r4, #12]
 8004244:	9b03      	ldr	r3, [sp, #12]
 8004246:	4298      	cmp	r0, r3
 8004248:	bfb8      	it	lt
 800424a:	4618      	movlt	r0, r3
 800424c:	e7a6      	b.n	800419c <_printf_i+0x160>
 800424e:	2301      	movs	r3, #1
 8004250:	4632      	mov	r2, r6
 8004252:	4649      	mov	r1, r9
 8004254:	4640      	mov	r0, r8
 8004256:	47d0      	blx	sl
 8004258:	3001      	adds	r0, #1
 800425a:	d09d      	beq.n	8004198 <_printf_i+0x15c>
 800425c:	3501      	adds	r5, #1
 800425e:	68e3      	ldr	r3, [r4, #12]
 8004260:	9903      	ldr	r1, [sp, #12]
 8004262:	1a5b      	subs	r3, r3, r1
 8004264:	42ab      	cmp	r3, r5
 8004266:	dcf2      	bgt.n	800424e <_printf_i+0x212>
 8004268:	e7eb      	b.n	8004242 <_printf_i+0x206>
 800426a:	2500      	movs	r5, #0
 800426c:	f104 0619 	add.w	r6, r4, #25
 8004270:	e7f5      	b.n	800425e <_printf_i+0x222>
 8004272:	bf00      	nop
 8004274:	08008128 	.word	0x08008128
 8004278:	08008139 	.word	0x08008139

0800427c <_scanf_float>:
 800427c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004280:	b087      	sub	sp, #28
 8004282:	4617      	mov	r7, r2
 8004284:	9303      	str	r3, [sp, #12]
 8004286:	688b      	ldr	r3, [r1, #8]
 8004288:	1e5a      	subs	r2, r3, #1
 800428a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800428e:	bf81      	itttt	hi
 8004290:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004294:	eb03 0b05 	addhi.w	fp, r3, r5
 8004298:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800429c:	608b      	strhi	r3, [r1, #8]
 800429e:	680b      	ldr	r3, [r1, #0]
 80042a0:	460a      	mov	r2, r1
 80042a2:	f04f 0500 	mov.w	r5, #0
 80042a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80042aa:	f842 3b1c 	str.w	r3, [r2], #28
 80042ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80042b2:	4680      	mov	r8, r0
 80042b4:	460c      	mov	r4, r1
 80042b6:	bf98      	it	ls
 80042b8:	f04f 0b00 	movls.w	fp, #0
 80042bc:	9201      	str	r2, [sp, #4]
 80042be:	4616      	mov	r6, r2
 80042c0:	46aa      	mov	sl, r5
 80042c2:	46a9      	mov	r9, r5
 80042c4:	9502      	str	r5, [sp, #8]
 80042c6:	68a2      	ldr	r2, [r4, #8]
 80042c8:	b152      	cbz	r2, 80042e0 <_scanf_float+0x64>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80042d0:	d864      	bhi.n	800439c <_scanf_float+0x120>
 80042d2:	2b40      	cmp	r3, #64	@ 0x40
 80042d4:	d83c      	bhi.n	8004350 <_scanf_float+0xd4>
 80042d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80042da:	b2c8      	uxtb	r0, r1
 80042dc:	280e      	cmp	r0, #14
 80042de:	d93a      	bls.n	8004356 <_scanf_float+0xda>
 80042e0:	f1b9 0f00 	cmp.w	r9, #0
 80042e4:	d003      	beq.n	80042ee <_scanf_float+0x72>
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80042f2:	f1ba 0f01 	cmp.w	sl, #1
 80042f6:	f200 8117 	bhi.w	8004528 <_scanf_float+0x2ac>
 80042fa:	9b01      	ldr	r3, [sp, #4]
 80042fc:	429e      	cmp	r6, r3
 80042fe:	f200 8108 	bhi.w	8004512 <_scanf_float+0x296>
 8004302:	2001      	movs	r0, #1
 8004304:	b007      	add	sp, #28
 8004306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800430a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800430e:	2a0d      	cmp	r2, #13
 8004310:	d8e6      	bhi.n	80042e0 <_scanf_float+0x64>
 8004312:	a101      	add	r1, pc, #4	@ (adr r1, 8004318 <_scanf_float+0x9c>)
 8004314:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004318:	0800445f 	.word	0x0800445f
 800431c:	080042e1 	.word	0x080042e1
 8004320:	080042e1 	.word	0x080042e1
 8004324:	080042e1 	.word	0x080042e1
 8004328:	080044bf 	.word	0x080044bf
 800432c:	08004497 	.word	0x08004497
 8004330:	080042e1 	.word	0x080042e1
 8004334:	080042e1 	.word	0x080042e1
 8004338:	0800446d 	.word	0x0800446d
 800433c:	080042e1 	.word	0x080042e1
 8004340:	080042e1 	.word	0x080042e1
 8004344:	080042e1 	.word	0x080042e1
 8004348:	080042e1 	.word	0x080042e1
 800434c:	08004425 	.word	0x08004425
 8004350:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004354:	e7db      	b.n	800430e <_scanf_float+0x92>
 8004356:	290e      	cmp	r1, #14
 8004358:	d8c2      	bhi.n	80042e0 <_scanf_float+0x64>
 800435a:	a001      	add	r0, pc, #4	@ (adr r0, 8004360 <_scanf_float+0xe4>)
 800435c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004360:	08004415 	.word	0x08004415
 8004364:	080042e1 	.word	0x080042e1
 8004368:	08004415 	.word	0x08004415
 800436c:	080044ab 	.word	0x080044ab
 8004370:	080042e1 	.word	0x080042e1
 8004374:	080043bd 	.word	0x080043bd
 8004378:	080043fb 	.word	0x080043fb
 800437c:	080043fb 	.word	0x080043fb
 8004380:	080043fb 	.word	0x080043fb
 8004384:	080043fb 	.word	0x080043fb
 8004388:	080043fb 	.word	0x080043fb
 800438c:	080043fb 	.word	0x080043fb
 8004390:	080043fb 	.word	0x080043fb
 8004394:	080043fb 	.word	0x080043fb
 8004398:	080043fb 	.word	0x080043fb
 800439c:	2b6e      	cmp	r3, #110	@ 0x6e
 800439e:	d809      	bhi.n	80043b4 <_scanf_float+0x138>
 80043a0:	2b60      	cmp	r3, #96	@ 0x60
 80043a2:	d8b2      	bhi.n	800430a <_scanf_float+0x8e>
 80043a4:	2b54      	cmp	r3, #84	@ 0x54
 80043a6:	d07b      	beq.n	80044a0 <_scanf_float+0x224>
 80043a8:	2b59      	cmp	r3, #89	@ 0x59
 80043aa:	d199      	bne.n	80042e0 <_scanf_float+0x64>
 80043ac:	2d07      	cmp	r5, #7
 80043ae:	d197      	bne.n	80042e0 <_scanf_float+0x64>
 80043b0:	2508      	movs	r5, #8
 80043b2:	e02c      	b.n	800440e <_scanf_float+0x192>
 80043b4:	2b74      	cmp	r3, #116	@ 0x74
 80043b6:	d073      	beq.n	80044a0 <_scanf_float+0x224>
 80043b8:	2b79      	cmp	r3, #121	@ 0x79
 80043ba:	e7f6      	b.n	80043aa <_scanf_float+0x12e>
 80043bc:	6821      	ldr	r1, [r4, #0]
 80043be:	05c8      	lsls	r0, r1, #23
 80043c0:	d51b      	bpl.n	80043fa <_scanf_float+0x17e>
 80043c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80043c6:	6021      	str	r1, [r4, #0]
 80043c8:	f109 0901 	add.w	r9, r9, #1
 80043cc:	f1bb 0f00 	cmp.w	fp, #0
 80043d0:	d003      	beq.n	80043da <_scanf_float+0x15e>
 80043d2:	3201      	adds	r2, #1
 80043d4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80043d8:	60a2      	str	r2, [r4, #8]
 80043da:	68a3      	ldr	r3, [r4, #8]
 80043dc:	3b01      	subs	r3, #1
 80043de:	60a3      	str	r3, [r4, #8]
 80043e0:	6923      	ldr	r3, [r4, #16]
 80043e2:	3301      	adds	r3, #1
 80043e4:	6123      	str	r3, [r4, #16]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3b01      	subs	r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	607b      	str	r3, [r7, #4]
 80043ee:	f340 8087 	ble.w	8004500 <_scanf_float+0x284>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	3301      	adds	r3, #1
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	e765      	b.n	80042c6 <_scanf_float+0x4a>
 80043fa:	eb1a 0105 	adds.w	r1, sl, r5
 80043fe:	f47f af6f 	bne.w	80042e0 <_scanf_float+0x64>
 8004402:	6822      	ldr	r2, [r4, #0]
 8004404:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004408:	6022      	str	r2, [r4, #0]
 800440a:	460d      	mov	r5, r1
 800440c:	468a      	mov	sl, r1
 800440e:	f806 3b01 	strb.w	r3, [r6], #1
 8004412:	e7e2      	b.n	80043da <_scanf_float+0x15e>
 8004414:	6822      	ldr	r2, [r4, #0]
 8004416:	0610      	lsls	r0, r2, #24
 8004418:	f57f af62 	bpl.w	80042e0 <_scanf_float+0x64>
 800441c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004420:	6022      	str	r2, [r4, #0]
 8004422:	e7f4      	b.n	800440e <_scanf_float+0x192>
 8004424:	f1ba 0f00 	cmp.w	sl, #0
 8004428:	d10e      	bne.n	8004448 <_scanf_float+0x1cc>
 800442a:	f1b9 0f00 	cmp.w	r9, #0
 800442e:	d10e      	bne.n	800444e <_scanf_float+0x1d2>
 8004430:	6822      	ldr	r2, [r4, #0]
 8004432:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004436:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800443a:	d108      	bne.n	800444e <_scanf_float+0x1d2>
 800443c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004440:	6022      	str	r2, [r4, #0]
 8004442:	f04f 0a01 	mov.w	sl, #1
 8004446:	e7e2      	b.n	800440e <_scanf_float+0x192>
 8004448:	f1ba 0f02 	cmp.w	sl, #2
 800444c:	d055      	beq.n	80044fa <_scanf_float+0x27e>
 800444e:	2d01      	cmp	r5, #1
 8004450:	d002      	beq.n	8004458 <_scanf_float+0x1dc>
 8004452:	2d04      	cmp	r5, #4
 8004454:	f47f af44 	bne.w	80042e0 <_scanf_float+0x64>
 8004458:	3501      	adds	r5, #1
 800445a:	b2ed      	uxtb	r5, r5
 800445c:	e7d7      	b.n	800440e <_scanf_float+0x192>
 800445e:	f1ba 0f01 	cmp.w	sl, #1
 8004462:	f47f af3d 	bne.w	80042e0 <_scanf_float+0x64>
 8004466:	f04f 0a02 	mov.w	sl, #2
 800446a:	e7d0      	b.n	800440e <_scanf_float+0x192>
 800446c:	b97d      	cbnz	r5, 800448e <_scanf_float+0x212>
 800446e:	f1b9 0f00 	cmp.w	r9, #0
 8004472:	f47f af38 	bne.w	80042e6 <_scanf_float+0x6a>
 8004476:	6822      	ldr	r2, [r4, #0]
 8004478:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800447c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004480:	f040 8108 	bne.w	8004694 <_scanf_float+0x418>
 8004484:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004488:	6022      	str	r2, [r4, #0]
 800448a:	2501      	movs	r5, #1
 800448c:	e7bf      	b.n	800440e <_scanf_float+0x192>
 800448e:	2d03      	cmp	r5, #3
 8004490:	d0e2      	beq.n	8004458 <_scanf_float+0x1dc>
 8004492:	2d05      	cmp	r5, #5
 8004494:	e7de      	b.n	8004454 <_scanf_float+0x1d8>
 8004496:	2d02      	cmp	r5, #2
 8004498:	f47f af22 	bne.w	80042e0 <_scanf_float+0x64>
 800449c:	2503      	movs	r5, #3
 800449e:	e7b6      	b.n	800440e <_scanf_float+0x192>
 80044a0:	2d06      	cmp	r5, #6
 80044a2:	f47f af1d 	bne.w	80042e0 <_scanf_float+0x64>
 80044a6:	2507      	movs	r5, #7
 80044a8:	e7b1      	b.n	800440e <_scanf_float+0x192>
 80044aa:	6822      	ldr	r2, [r4, #0]
 80044ac:	0591      	lsls	r1, r2, #22
 80044ae:	f57f af17 	bpl.w	80042e0 <_scanf_float+0x64>
 80044b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80044b6:	6022      	str	r2, [r4, #0]
 80044b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80044bc:	e7a7      	b.n	800440e <_scanf_float+0x192>
 80044be:	6822      	ldr	r2, [r4, #0]
 80044c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80044c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80044c8:	d006      	beq.n	80044d8 <_scanf_float+0x25c>
 80044ca:	0550      	lsls	r0, r2, #21
 80044cc:	f57f af08 	bpl.w	80042e0 <_scanf_float+0x64>
 80044d0:	f1b9 0f00 	cmp.w	r9, #0
 80044d4:	f000 80de 	beq.w	8004694 <_scanf_float+0x418>
 80044d8:	0591      	lsls	r1, r2, #22
 80044da:	bf58      	it	pl
 80044dc:	9902      	ldrpl	r1, [sp, #8]
 80044de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80044e2:	bf58      	it	pl
 80044e4:	eba9 0101 	subpl.w	r1, r9, r1
 80044e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80044ec:	bf58      	it	pl
 80044ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80044f2:	6022      	str	r2, [r4, #0]
 80044f4:	f04f 0900 	mov.w	r9, #0
 80044f8:	e789      	b.n	800440e <_scanf_float+0x192>
 80044fa:	f04f 0a03 	mov.w	sl, #3
 80044fe:	e786      	b.n	800440e <_scanf_float+0x192>
 8004500:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004504:	4639      	mov	r1, r7
 8004506:	4640      	mov	r0, r8
 8004508:	4798      	blx	r3
 800450a:	2800      	cmp	r0, #0
 800450c:	f43f aedb 	beq.w	80042c6 <_scanf_float+0x4a>
 8004510:	e6e6      	b.n	80042e0 <_scanf_float+0x64>
 8004512:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004516:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800451a:	463a      	mov	r2, r7
 800451c:	4640      	mov	r0, r8
 800451e:	4798      	blx	r3
 8004520:	6923      	ldr	r3, [r4, #16]
 8004522:	3b01      	subs	r3, #1
 8004524:	6123      	str	r3, [r4, #16]
 8004526:	e6e8      	b.n	80042fa <_scanf_float+0x7e>
 8004528:	1e6b      	subs	r3, r5, #1
 800452a:	2b06      	cmp	r3, #6
 800452c:	d824      	bhi.n	8004578 <_scanf_float+0x2fc>
 800452e:	2d02      	cmp	r5, #2
 8004530:	d836      	bhi.n	80045a0 <_scanf_float+0x324>
 8004532:	9b01      	ldr	r3, [sp, #4]
 8004534:	429e      	cmp	r6, r3
 8004536:	f67f aee4 	bls.w	8004302 <_scanf_float+0x86>
 800453a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800453e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004542:	463a      	mov	r2, r7
 8004544:	4640      	mov	r0, r8
 8004546:	4798      	blx	r3
 8004548:	6923      	ldr	r3, [r4, #16]
 800454a:	3b01      	subs	r3, #1
 800454c:	6123      	str	r3, [r4, #16]
 800454e:	e7f0      	b.n	8004532 <_scanf_float+0x2b6>
 8004550:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004554:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004558:	463a      	mov	r2, r7
 800455a:	4640      	mov	r0, r8
 800455c:	4798      	blx	r3
 800455e:	6923      	ldr	r3, [r4, #16]
 8004560:	3b01      	subs	r3, #1
 8004562:	6123      	str	r3, [r4, #16]
 8004564:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004568:	fa5f fa8a 	uxtb.w	sl, sl
 800456c:	f1ba 0f02 	cmp.w	sl, #2
 8004570:	d1ee      	bne.n	8004550 <_scanf_float+0x2d4>
 8004572:	3d03      	subs	r5, #3
 8004574:	b2ed      	uxtb	r5, r5
 8004576:	1b76      	subs	r6, r6, r5
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	05da      	lsls	r2, r3, #23
 800457c:	d530      	bpl.n	80045e0 <_scanf_float+0x364>
 800457e:	055b      	lsls	r3, r3, #21
 8004580:	d511      	bpl.n	80045a6 <_scanf_float+0x32a>
 8004582:	9b01      	ldr	r3, [sp, #4]
 8004584:	429e      	cmp	r6, r3
 8004586:	f67f aebc 	bls.w	8004302 <_scanf_float+0x86>
 800458a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800458e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004592:	463a      	mov	r2, r7
 8004594:	4640      	mov	r0, r8
 8004596:	4798      	blx	r3
 8004598:	6923      	ldr	r3, [r4, #16]
 800459a:	3b01      	subs	r3, #1
 800459c:	6123      	str	r3, [r4, #16]
 800459e:	e7f0      	b.n	8004582 <_scanf_float+0x306>
 80045a0:	46aa      	mov	sl, r5
 80045a2:	46b3      	mov	fp, r6
 80045a4:	e7de      	b.n	8004564 <_scanf_float+0x2e8>
 80045a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80045aa:	6923      	ldr	r3, [r4, #16]
 80045ac:	2965      	cmp	r1, #101	@ 0x65
 80045ae:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80045b2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80045b6:	6123      	str	r3, [r4, #16]
 80045b8:	d00c      	beq.n	80045d4 <_scanf_float+0x358>
 80045ba:	2945      	cmp	r1, #69	@ 0x45
 80045bc:	d00a      	beq.n	80045d4 <_scanf_float+0x358>
 80045be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80045c2:	463a      	mov	r2, r7
 80045c4:	4640      	mov	r0, r8
 80045c6:	4798      	blx	r3
 80045c8:	6923      	ldr	r3, [r4, #16]
 80045ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	1eb5      	subs	r5, r6, #2
 80045d2:	6123      	str	r3, [r4, #16]
 80045d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80045d8:	463a      	mov	r2, r7
 80045da:	4640      	mov	r0, r8
 80045dc:	4798      	blx	r3
 80045de:	462e      	mov	r6, r5
 80045e0:	6822      	ldr	r2, [r4, #0]
 80045e2:	f012 0210 	ands.w	r2, r2, #16
 80045e6:	d001      	beq.n	80045ec <_scanf_float+0x370>
 80045e8:	2000      	movs	r0, #0
 80045ea:	e68b      	b.n	8004304 <_scanf_float+0x88>
 80045ec:	7032      	strb	r2, [r6, #0]
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045f8:	d11c      	bne.n	8004634 <_scanf_float+0x3b8>
 80045fa:	9b02      	ldr	r3, [sp, #8]
 80045fc:	454b      	cmp	r3, r9
 80045fe:	eba3 0209 	sub.w	r2, r3, r9
 8004602:	d123      	bne.n	800464c <_scanf_float+0x3d0>
 8004604:	9901      	ldr	r1, [sp, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	4640      	mov	r0, r8
 800460a:	f000 ff11 	bl	8005430 <_strtod_r>
 800460e:	9b03      	ldr	r3, [sp, #12]
 8004610:	6821      	ldr	r1, [r4, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f011 0f02 	tst.w	r1, #2
 8004618:	ec57 6b10 	vmov	r6, r7, d0
 800461c:	f103 0204 	add.w	r2, r3, #4
 8004620:	d01f      	beq.n	8004662 <_scanf_float+0x3e6>
 8004622:	9903      	ldr	r1, [sp, #12]
 8004624:	600a      	str	r2, [r1, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	e9c3 6700 	strd	r6, r7, [r3]
 800462c:	68e3      	ldr	r3, [r4, #12]
 800462e:	3301      	adds	r3, #1
 8004630:	60e3      	str	r3, [r4, #12]
 8004632:	e7d9      	b.n	80045e8 <_scanf_float+0x36c>
 8004634:	9b04      	ldr	r3, [sp, #16]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0e4      	beq.n	8004604 <_scanf_float+0x388>
 800463a:	9905      	ldr	r1, [sp, #20]
 800463c:	230a      	movs	r3, #10
 800463e:	3101      	adds	r1, #1
 8004640:	4640      	mov	r0, r8
 8004642:	f000 ff75 	bl	8005530 <_strtol_r>
 8004646:	9b04      	ldr	r3, [sp, #16]
 8004648:	9e05      	ldr	r6, [sp, #20]
 800464a:	1ac2      	subs	r2, r0, r3
 800464c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004650:	429e      	cmp	r6, r3
 8004652:	bf28      	it	cs
 8004654:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004658:	4910      	ldr	r1, [pc, #64]	@ (800469c <_scanf_float+0x420>)
 800465a:	4630      	mov	r0, r6
 800465c:	f000 f822 	bl	80046a4 <siprintf>
 8004660:	e7d0      	b.n	8004604 <_scanf_float+0x388>
 8004662:	f011 0f04 	tst.w	r1, #4
 8004666:	9903      	ldr	r1, [sp, #12]
 8004668:	600a      	str	r2, [r1, #0]
 800466a:	d1dc      	bne.n	8004626 <_scanf_float+0x3aa>
 800466c:	681d      	ldr	r5, [r3, #0]
 800466e:	4632      	mov	r2, r6
 8004670:	463b      	mov	r3, r7
 8004672:	4630      	mov	r0, r6
 8004674:	4639      	mov	r1, r7
 8004676:	f7fc fa61 	bl	8000b3c <__aeabi_dcmpun>
 800467a:	b128      	cbz	r0, 8004688 <_scanf_float+0x40c>
 800467c:	4808      	ldr	r0, [pc, #32]	@ (80046a0 <_scanf_float+0x424>)
 800467e:	f000 ffeb 	bl	8005658 <nanf>
 8004682:	ed85 0a00 	vstr	s0, [r5]
 8004686:	e7d1      	b.n	800462c <_scanf_float+0x3b0>
 8004688:	4630      	mov	r0, r6
 800468a:	4639      	mov	r1, r7
 800468c:	f7fc fab4 	bl	8000bf8 <__aeabi_d2f>
 8004690:	6028      	str	r0, [r5, #0]
 8004692:	e7cb      	b.n	800462c <_scanf_float+0x3b0>
 8004694:	f04f 0900 	mov.w	r9, #0
 8004698:	e629      	b.n	80042ee <_scanf_float+0x72>
 800469a:	bf00      	nop
 800469c:	0800814a 	.word	0x0800814a
 80046a0:	08008543 	.word	0x08008543

080046a4 <siprintf>:
 80046a4:	b40e      	push	{r1, r2, r3}
 80046a6:	b500      	push	{lr}
 80046a8:	b09c      	sub	sp, #112	@ 0x70
 80046aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80046ac:	9002      	str	r0, [sp, #8]
 80046ae:	9006      	str	r0, [sp, #24]
 80046b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80046b4:	4809      	ldr	r0, [pc, #36]	@ (80046dc <siprintf+0x38>)
 80046b6:	9107      	str	r1, [sp, #28]
 80046b8:	9104      	str	r1, [sp, #16]
 80046ba:	4909      	ldr	r1, [pc, #36]	@ (80046e0 <siprintf+0x3c>)
 80046bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80046c0:	9105      	str	r1, [sp, #20]
 80046c2:	6800      	ldr	r0, [r0, #0]
 80046c4:	9301      	str	r3, [sp, #4]
 80046c6:	a902      	add	r1, sp, #8
 80046c8:	f002 f9ae 	bl	8006a28 <_svfiprintf_r>
 80046cc:	9b02      	ldr	r3, [sp, #8]
 80046ce:	2200      	movs	r2, #0
 80046d0:	701a      	strb	r2, [r3, #0]
 80046d2:	b01c      	add	sp, #112	@ 0x70
 80046d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80046d8:	b003      	add	sp, #12
 80046da:	4770      	bx	lr
 80046dc:	20000204 	.word	0x20000204
 80046e0:	ffff0208 	.word	0xffff0208

080046e4 <std>:
 80046e4:	2300      	movs	r3, #0
 80046e6:	b510      	push	{r4, lr}
 80046e8:	4604      	mov	r4, r0
 80046ea:	e9c0 3300 	strd	r3, r3, [r0]
 80046ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046f2:	6083      	str	r3, [r0, #8]
 80046f4:	8181      	strh	r1, [r0, #12]
 80046f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80046f8:	81c2      	strh	r2, [r0, #14]
 80046fa:	6183      	str	r3, [r0, #24]
 80046fc:	4619      	mov	r1, r3
 80046fe:	2208      	movs	r2, #8
 8004700:	305c      	adds	r0, #92	@ 0x5c
 8004702:	f000 ff59 	bl	80055b8 <memset>
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <std+0x58>)
 8004708:	6263      	str	r3, [r4, #36]	@ 0x24
 800470a:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <std+0x5c>)
 800470c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800470e:	4b0d      	ldr	r3, [pc, #52]	@ (8004744 <std+0x60>)
 8004710:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004712:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <std+0x64>)
 8004714:	6323      	str	r3, [r4, #48]	@ 0x30
 8004716:	4b0d      	ldr	r3, [pc, #52]	@ (800474c <std+0x68>)
 8004718:	6224      	str	r4, [r4, #32]
 800471a:	429c      	cmp	r4, r3
 800471c:	d006      	beq.n	800472c <std+0x48>
 800471e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004722:	4294      	cmp	r4, r2
 8004724:	d002      	beq.n	800472c <std+0x48>
 8004726:	33d0      	adds	r3, #208	@ 0xd0
 8004728:	429c      	cmp	r4, r3
 800472a:	d105      	bne.n	8004738 <std+0x54>
 800472c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004734:	f000 bf76 	b.w	8005624 <__retarget_lock_init_recursive>
 8004738:	bd10      	pop	{r4, pc}
 800473a:	bf00      	nop
 800473c:	08007af1 	.word	0x08007af1
 8004740:	08007b13 	.word	0x08007b13
 8004744:	08007b4b 	.word	0x08007b4b
 8004748:	08007b6f 	.word	0x08007b6f
 800474c:	20005320 	.word	0x20005320

08004750 <stdio_exit_handler>:
 8004750:	4a02      	ldr	r2, [pc, #8]	@ (800475c <stdio_exit_handler+0xc>)
 8004752:	4903      	ldr	r1, [pc, #12]	@ (8004760 <stdio_exit_handler+0x10>)
 8004754:	4803      	ldr	r0, [pc, #12]	@ (8004764 <stdio_exit_handler+0x14>)
 8004756:	f000 beed 	b.w	8005534 <_fwalk_sglue>
 800475a:	bf00      	nop
 800475c:	2000008c 	.word	0x2000008c
 8004760:	08007125 	.word	0x08007125
 8004764:	20000208 	.word	0x20000208

08004768 <cleanup_stdio>:
 8004768:	6841      	ldr	r1, [r0, #4]
 800476a:	4b0c      	ldr	r3, [pc, #48]	@ (800479c <cleanup_stdio+0x34>)
 800476c:	4299      	cmp	r1, r3
 800476e:	b510      	push	{r4, lr}
 8004770:	4604      	mov	r4, r0
 8004772:	d001      	beq.n	8004778 <cleanup_stdio+0x10>
 8004774:	f002 fcd6 	bl	8007124 <_fflush_r>
 8004778:	68a1      	ldr	r1, [r4, #8]
 800477a:	4b09      	ldr	r3, [pc, #36]	@ (80047a0 <cleanup_stdio+0x38>)
 800477c:	4299      	cmp	r1, r3
 800477e:	d002      	beq.n	8004786 <cleanup_stdio+0x1e>
 8004780:	4620      	mov	r0, r4
 8004782:	f002 fccf 	bl	8007124 <_fflush_r>
 8004786:	68e1      	ldr	r1, [r4, #12]
 8004788:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <cleanup_stdio+0x3c>)
 800478a:	4299      	cmp	r1, r3
 800478c:	d004      	beq.n	8004798 <cleanup_stdio+0x30>
 800478e:	4620      	mov	r0, r4
 8004790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004794:	f002 bcc6 	b.w	8007124 <_fflush_r>
 8004798:	bd10      	pop	{r4, pc}
 800479a:	bf00      	nop
 800479c:	20005320 	.word	0x20005320
 80047a0:	20005388 	.word	0x20005388
 80047a4:	200053f0 	.word	0x200053f0

080047a8 <global_stdio_init.part.0>:
 80047a8:	b510      	push	{r4, lr}
 80047aa:	4b0b      	ldr	r3, [pc, #44]	@ (80047d8 <global_stdio_init.part.0+0x30>)
 80047ac:	4c0b      	ldr	r4, [pc, #44]	@ (80047dc <global_stdio_init.part.0+0x34>)
 80047ae:	4a0c      	ldr	r2, [pc, #48]	@ (80047e0 <global_stdio_init.part.0+0x38>)
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	4620      	mov	r0, r4
 80047b4:	2200      	movs	r2, #0
 80047b6:	2104      	movs	r1, #4
 80047b8:	f7ff ff94 	bl	80046e4 <std>
 80047bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047c0:	2201      	movs	r2, #1
 80047c2:	2109      	movs	r1, #9
 80047c4:	f7ff ff8e 	bl	80046e4 <std>
 80047c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047cc:	2202      	movs	r2, #2
 80047ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047d2:	2112      	movs	r1, #18
 80047d4:	f7ff bf86 	b.w	80046e4 <std>
 80047d8:	20005458 	.word	0x20005458
 80047dc:	20005320 	.word	0x20005320
 80047e0:	08004751 	.word	0x08004751

080047e4 <__sfp_lock_acquire>:
 80047e4:	4801      	ldr	r0, [pc, #4]	@ (80047ec <__sfp_lock_acquire+0x8>)
 80047e6:	f000 bf1e 	b.w	8005626 <__retarget_lock_acquire_recursive>
 80047ea:	bf00      	nop
 80047ec:	2000545d 	.word	0x2000545d

080047f0 <__sfp_lock_release>:
 80047f0:	4801      	ldr	r0, [pc, #4]	@ (80047f8 <__sfp_lock_release+0x8>)
 80047f2:	f000 bf19 	b.w	8005628 <__retarget_lock_release_recursive>
 80047f6:	bf00      	nop
 80047f8:	2000545d 	.word	0x2000545d

080047fc <__sinit>:
 80047fc:	b510      	push	{r4, lr}
 80047fe:	4604      	mov	r4, r0
 8004800:	f7ff fff0 	bl	80047e4 <__sfp_lock_acquire>
 8004804:	6a23      	ldr	r3, [r4, #32]
 8004806:	b11b      	cbz	r3, 8004810 <__sinit+0x14>
 8004808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800480c:	f7ff bff0 	b.w	80047f0 <__sfp_lock_release>
 8004810:	4b04      	ldr	r3, [pc, #16]	@ (8004824 <__sinit+0x28>)
 8004812:	6223      	str	r3, [r4, #32]
 8004814:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <__sinit+0x2c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1f5      	bne.n	8004808 <__sinit+0xc>
 800481c:	f7ff ffc4 	bl	80047a8 <global_stdio_init.part.0>
 8004820:	e7f2      	b.n	8004808 <__sinit+0xc>
 8004822:	bf00      	nop
 8004824:	08004769 	.word	0x08004769
 8004828:	20005458 	.word	0x20005458

0800482c <sulp>:
 800482c:	b570      	push	{r4, r5, r6, lr}
 800482e:	4604      	mov	r4, r0
 8004830:	460d      	mov	r5, r1
 8004832:	ec45 4b10 	vmov	d0, r4, r5
 8004836:	4616      	mov	r6, r2
 8004838:	f003 f81c 	bl	8007874 <__ulp>
 800483c:	ec51 0b10 	vmov	r0, r1, d0
 8004840:	b17e      	cbz	r6, 8004862 <sulp+0x36>
 8004842:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004846:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800484a:	2b00      	cmp	r3, #0
 800484c:	dd09      	ble.n	8004862 <sulp+0x36>
 800484e:	051b      	lsls	r3, r3, #20
 8004850:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004854:	2400      	movs	r4, #0
 8004856:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800485a:	4622      	mov	r2, r4
 800485c:	462b      	mov	r3, r5
 800485e:	f7fb fed3 	bl	8000608 <__aeabi_dmul>
 8004862:	ec41 0b10 	vmov	d0, r0, r1
 8004866:	bd70      	pop	{r4, r5, r6, pc}

08004868 <_strtod_l>:
 8004868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486c:	b09f      	sub	sp, #124	@ 0x7c
 800486e:	460c      	mov	r4, r1
 8004870:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004872:	2200      	movs	r2, #0
 8004874:	921a      	str	r2, [sp, #104]	@ 0x68
 8004876:	9005      	str	r0, [sp, #20]
 8004878:	f04f 0a00 	mov.w	sl, #0
 800487c:	f04f 0b00 	mov.w	fp, #0
 8004880:	460a      	mov	r2, r1
 8004882:	9219      	str	r2, [sp, #100]	@ 0x64
 8004884:	7811      	ldrb	r1, [r2, #0]
 8004886:	292b      	cmp	r1, #43	@ 0x2b
 8004888:	d04a      	beq.n	8004920 <_strtod_l+0xb8>
 800488a:	d838      	bhi.n	80048fe <_strtod_l+0x96>
 800488c:	290d      	cmp	r1, #13
 800488e:	d832      	bhi.n	80048f6 <_strtod_l+0x8e>
 8004890:	2908      	cmp	r1, #8
 8004892:	d832      	bhi.n	80048fa <_strtod_l+0x92>
 8004894:	2900      	cmp	r1, #0
 8004896:	d03b      	beq.n	8004910 <_strtod_l+0xa8>
 8004898:	2200      	movs	r2, #0
 800489a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800489c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800489e:	782a      	ldrb	r2, [r5, #0]
 80048a0:	2a30      	cmp	r2, #48	@ 0x30
 80048a2:	f040 80b3 	bne.w	8004a0c <_strtod_l+0x1a4>
 80048a6:	786a      	ldrb	r2, [r5, #1]
 80048a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80048ac:	2a58      	cmp	r2, #88	@ 0x58
 80048ae:	d16e      	bne.n	800498e <_strtod_l+0x126>
 80048b0:	9302      	str	r3, [sp, #8]
 80048b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048b4:	9301      	str	r3, [sp, #4]
 80048b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	4a8e      	ldr	r2, [pc, #568]	@ (8004af4 <_strtod_l+0x28c>)
 80048bc:	9805      	ldr	r0, [sp, #20]
 80048be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80048c0:	a919      	add	r1, sp, #100	@ 0x64
 80048c2:	f001 fd85 	bl	80063d0 <__gethex>
 80048c6:	f010 060f 	ands.w	r6, r0, #15
 80048ca:	4604      	mov	r4, r0
 80048cc:	d005      	beq.n	80048da <_strtod_l+0x72>
 80048ce:	2e06      	cmp	r6, #6
 80048d0:	d128      	bne.n	8004924 <_strtod_l+0xbc>
 80048d2:	3501      	adds	r5, #1
 80048d4:	2300      	movs	r3, #0
 80048d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80048d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80048da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f040 858e 	bne.w	80053fe <_strtod_l+0xb96>
 80048e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048e4:	b1cb      	cbz	r3, 800491a <_strtod_l+0xb2>
 80048e6:	4652      	mov	r2, sl
 80048e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80048ec:	ec43 2b10 	vmov	d0, r2, r3
 80048f0:	b01f      	add	sp, #124	@ 0x7c
 80048f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048f6:	2920      	cmp	r1, #32
 80048f8:	d1ce      	bne.n	8004898 <_strtod_l+0x30>
 80048fa:	3201      	adds	r2, #1
 80048fc:	e7c1      	b.n	8004882 <_strtod_l+0x1a>
 80048fe:	292d      	cmp	r1, #45	@ 0x2d
 8004900:	d1ca      	bne.n	8004898 <_strtod_l+0x30>
 8004902:	2101      	movs	r1, #1
 8004904:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004906:	1c51      	adds	r1, r2, #1
 8004908:	9119      	str	r1, [sp, #100]	@ 0x64
 800490a:	7852      	ldrb	r2, [r2, #1]
 800490c:	2a00      	cmp	r2, #0
 800490e:	d1c5      	bne.n	800489c <_strtod_l+0x34>
 8004910:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004912:	9419      	str	r4, [sp, #100]	@ 0x64
 8004914:	2b00      	cmp	r3, #0
 8004916:	f040 8570 	bne.w	80053fa <_strtod_l+0xb92>
 800491a:	4652      	mov	r2, sl
 800491c:	465b      	mov	r3, fp
 800491e:	e7e5      	b.n	80048ec <_strtod_l+0x84>
 8004920:	2100      	movs	r1, #0
 8004922:	e7ef      	b.n	8004904 <_strtod_l+0x9c>
 8004924:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004926:	b13a      	cbz	r2, 8004938 <_strtod_l+0xd0>
 8004928:	2135      	movs	r1, #53	@ 0x35
 800492a:	a81c      	add	r0, sp, #112	@ 0x70
 800492c:	f003 f89c 	bl	8007a68 <__copybits>
 8004930:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004932:	9805      	ldr	r0, [sp, #20]
 8004934:	f002 fc6a 	bl	800720c <_Bfree>
 8004938:	3e01      	subs	r6, #1
 800493a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800493c:	2e04      	cmp	r6, #4
 800493e:	d806      	bhi.n	800494e <_strtod_l+0xe6>
 8004940:	e8df f006 	tbb	[pc, r6]
 8004944:	201d0314 	.word	0x201d0314
 8004948:	14          	.byte	0x14
 8004949:	00          	.byte	0x00
 800494a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800494e:	05e1      	lsls	r1, r4, #23
 8004950:	bf48      	it	mi
 8004952:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004956:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800495a:	0d1b      	lsrs	r3, r3, #20
 800495c:	051b      	lsls	r3, r3, #20
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1bb      	bne.n	80048da <_strtod_l+0x72>
 8004962:	f000 fe35 	bl	80055d0 <__errno>
 8004966:	2322      	movs	r3, #34	@ 0x22
 8004968:	6003      	str	r3, [r0, #0]
 800496a:	e7b6      	b.n	80048da <_strtod_l+0x72>
 800496c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004970:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004974:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004978:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800497c:	e7e7      	b.n	800494e <_strtod_l+0xe6>
 800497e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8004afc <_strtod_l+0x294>
 8004982:	e7e4      	b.n	800494e <_strtod_l+0xe6>
 8004984:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004988:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800498c:	e7df      	b.n	800494e <_strtod_l+0xe6>
 800498e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	9219      	str	r2, [sp, #100]	@ 0x64
 8004994:	785b      	ldrb	r3, [r3, #1]
 8004996:	2b30      	cmp	r3, #48	@ 0x30
 8004998:	d0f9      	beq.n	800498e <_strtod_l+0x126>
 800499a:	2b00      	cmp	r3, #0
 800499c:	d09d      	beq.n	80048da <_strtod_l+0x72>
 800499e:	2301      	movs	r3, #1
 80049a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80049a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80049a6:	2300      	movs	r3, #0
 80049a8:	9308      	str	r3, [sp, #32]
 80049aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80049ac:	461f      	mov	r7, r3
 80049ae:	220a      	movs	r2, #10
 80049b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80049b2:	7805      	ldrb	r5, [r0, #0]
 80049b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80049b8:	b2d9      	uxtb	r1, r3
 80049ba:	2909      	cmp	r1, #9
 80049bc:	d928      	bls.n	8004a10 <_strtod_l+0x1a8>
 80049be:	494e      	ldr	r1, [pc, #312]	@ (8004af8 <_strtod_l+0x290>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	f000 fde7 	bl	8005594 <strncmp>
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d032      	beq.n	8004a30 <_strtod_l+0x1c8>
 80049ca:	2000      	movs	r0, #0
 80049cc:	462a      	mov	r2, r5
 80049ce:	4681      	mov	r9, r0
 80049d0:	463d      	mov	r5, r7
 80049d2:	4603      	mov	r3, r0
 80049d4:	2a65      	cmp	r2, #101	@ 0x65
 80049d6:	d001      	beq.n	80049dc <_strtod_l+0x174>
 80049d8:	2a45      	cmp	r2, #69	@ 0x45
 80049da:	d114      	bne.n	8004a06 <_strtod_l+0x19e>
 80049dc:	b91d      	cbnz	r5, 80049e6 <_strtod_l+0x17e>
 80049de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049e0:	4302      	orrs	r2, r0
 80049e2:	d095      	beq.n	8004910 <_strtod_l+0xa8>
 80049e4:	2500      	movs	r5, #0
 80049e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80049e8:	1c62      	adds	r2, r4, #1
 80049ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80049ec:	7862      	ldrb	r2, [r4, #1]
 80049ee:	2a2b      	cmp	r2, #43	@ 0x2b
 80049f0:	d077      	beq.n	8004ae2 <_strtod_l+0x27a>
 80049f2:	2a2d      	cmp	r2, #45	@ 0x2d
 80049f4:	d07b      	beq.n	8004aee <_strtod_l+0x286>
 80049f6:	f04f 0c00 	mov.w	ip, #0
 80049fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80049fe:	2909      	cmp	r1, #9
 8004a00:	f240 8082 	bls.w	8004b08 <_strtod_l+0x2a0>
 8004a04:	9419      	str	r4, [sp, #100]	@ 0x64
 8004a06:	f04f 0800 	mov.w	r8, #0
 8004a0a:	e0a2      	b.n	8004b52 <_strtod_l+0x2ea>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	e7c7      	b.n	80049a0 <_strtod_l+0x138>
 8004a10:	2f08      	cmp	r7, #8
 8004a12:	bfd5      	itete	le
 8004a14:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004a16:	9908      	ldrgt	r1, [sp, #32]
 8004a18:	fb02 3301 	mlale	r3, r2, r1, r3
 8004a1c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004a20:	f100 0001 	add.w	r0, r0, #1
 8004a24:	bfd4      	ite	le
 8004a26:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004a28:	9308      	strgt	r3, [sp, #32]
 8004a2a:	3701      	adds	r7, #1
 8004a2c:	9019      	str	r0, [sp, #100]	@ 0x64
 8004a2e:	e7bf      	b.n	80049b0 <_strtod_l+0x148>
 8004a30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	9219      	str	r2, [sp, #100]	@ 0x64
 8004a36:	785a      	ldrb	r2, [r3, #1]
 8004a38:	b37f      	cbz	r7, 8004a9a <_strtod_l+0x232>
 8004a3a:	4681      	mov	r9, r0
 8004a3c:	463d      	mov	r5, r7
 8004a3e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004a42:	2b09      	cmp	r3, #9
 8004a44:	d912      	bls.n	8004a6c <_strtod_l+0x204>
 8004a46:	2301      	movs	r3, #1
 8004a48:	e7c4      	b.n	80049d4 <_strtod_l+0x16c>
 8004a4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	9219      	str	r2, [sp, #100]	@ 0x64
 8004a50:	785a      	ldrb	r2, [r3, #1]
 8004a52:	3001      	adds	r0, #1
 8004a54:	2a30      	cmp	r2, #48	@ 0x30
 8004a56:	d0f8      	beq.n	8004a4a <_strtod_l+0x1e2>
 8004a58:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	f200 84d3 	bhi.w	8005408 <_strtod_l+0xba0>
 8004a62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004a64:	930c      	str	r3, [sp, #48]	@ 0x30
 8004a66:	4681      	mov	r9, r0
 8004a68:	2000      	movs	r0, #0
 8004a6a:	4605      	mov	r5, r0
 8004a6c:	3a30      	subs	r2, #48	@ 0x30
 8004a6e:	f100 0301 	add.w	r3, r0, #1
 8004a72:	d02a      	beq.n	8004aca <_strtod_l+0x262>
 8004a74:	4499      	add	r9, r3
 8004a76:	eb00 0c05 	add.w	ip, r0, r5
 8004a7a:	462b      	mov	r3, r5
 8004a7c:	210a      	movs	r1, #10
 8004a7e:	4563      	cmp	r3, ip
 8004a80:	d10d      	bne.n	8004a9e <_strtod_l+0x236>
 8004a82:	1c69      	adds	r1, r5, #1
 8004a84:	4401      	add	r1, r0
 8004a86:	4428      	add	r0, r5
 8004a88:	2808      	cmp	r0, #8
 8004a8a:	dc16      	bgt.n	8004aba <_strtod_l+0x252>
 8004a8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004a8e:	230a      	movs	r3, #10
 8004a90:	fb03 2300 	mla	r3, r3, r0, r2
 8004a94:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a96:	2300      	movs	r3, #0
 8004a98:	e018      	b.n	8004acc <_strtod_l+0x264>
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	e7da      	b.n	8004a54 <_strtod_l+0x1ec>
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	f103 0301 	add.w	r3, r3, #1
 8004aa4:	dc03      	bgt.n	8004aae <_strtod_l+0x246>
 8004aa6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004aa8:	434e      	muls	r6, r1
 8004aaa:	960a      	str	r6, [sp, #40]	@ 0x28
 8004aac:	e7e7      	b.n	8004a7e <_strtod_l+0x216>
 8004aae:	2b10      	cmp	r3, #16
 8004ab0:	bfde      	ittt	le
 8004ab2:	9e08      	ldrle	r6, [sp, #32]
 8004ab4:	434e      	mulle	r6, r1
 8004ab6:	9608      	strle	r6, [sp, #32]
 8004ab8:	e7e1      	b.n	8004a7e <_strtod_l+0x216>
 8004aba:	280f      	cmp	r0, #15
 8004abc:	dceb      	bgt.n	8004a96 <_strtod_l+0x22e>
 8004abe:	9808      	ldr	r0, [sp, #32]
 8004ac0:	230a      	movs	r3, #10
 8004ac2:	fb03 2300 	mla	r3, r3, r0, r2
 8004ac6:	9308      	str	r3, [sp, #32]
 8004ac8:	e7e5      	b.n	8004a96 <_strtod_l+0x22e>
 8004aca:	4629      	mov	r1, r5
 8004acc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ace:	1c50      	adds	r0, r2, #1
 8004ad0:	9019      	str	r0, [sp, #100]	@ 0x64
 8004ad2:	7852      	ldrb	r2, [r2, #1]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	460d      	mov	r5, r1
 8004ad8:	e7b1      	b.n	8004a3e <_strtod_l+0x1d6>
 8004ada:	f04f 0900 	mov.w	r9, #0
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e77d      	b.n	80049de <_strtod_l+0x176>
 8004ae2:	f04f 0c00 	mov.w	ip, #0
 8004ae6:	1ca2      	adds	r2, r4, #2
 8004ae8:	9219      	str	r2, [sp, #100]	@ 0x64
 8004aea:	78a2      	ldrb	r2, [r4, #2]
 8004aec:	e785      	b.n	80049fa <_strtod_l+0x192>
 8004aee:	f04f 0c01 	mov.w	ip, #1
 8004af2:	e7f8      	b.n	8004ae6 <_strtod_l+0x27e>
 8004af4:	08008168 	.word	0x08008168
 8004af8:	0800814f 	.word	0x0800814f
 8004afc:	7ff00000 	.word	0x7ff00000
 8004b00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004b02:	1c51      	adds	r1, r2, #1
 8004b04:	9119      	str	r1, [sp, #100]	@ 0x64
 8004b06:	7852      	ldrb	r2, [r2, #1]
 8004b08:	2a30      	cmp	r2, #48	@ 0x30
 8004b0a:	d0f9      	beq.n	8004b00 <_strtod_l+0x298>
 8004b0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004b10:	2908      	cmp	r1, #8
 8004b12:	f63f af78 	bhi.w	8004a06 <_strtod_l+0x19e>
 8004b16:	3a30      	subs	r2, #48	@ 0x30
 8004b18:	920e      	str	r2, [sp, #56]	@ 0x38
 8004b1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004b1c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004b1e:	f04f 080a 	mov.w	r8, #10
 8004b22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004b24:	1c56      	adds	r6, r2, #1
 8004b26:	9619      	str	r6, [sp, #100]	@ 0x64
 8004b28:	7852      	ldrb	r2, [r2, #1]
 8004b2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004b2e:	f1be 0f09 	cmp.w	lr, #9
 8004b32:	d939      	bls.n	8004ba8 <_strtod_l+0x340>
 8004b34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004b36:	1a76      	subs	r6, r6, r1
 8004b38:	2e08      	cmp	r6, #8
 8004b3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004b3e:	dc03      	bgt.n	8004b48 <_strtod_l+0x2e0>
 8004b40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004b42:	4588      	cmp	r8, r1
 8004b44:	bfa8      	it	ge
 8004b46:	4688      	movge	r8, r1
 8004b48:	f1bc 0f00 	cmp.w	ip, #0
 8004b4c:	d001      	beq.n	8004b52 <_strtod_l+0x2ea>
 8004b4e:	f1c8 0800 	rsb	r8, r8, #0
 8004b52:	2d00      	cmp	r5, #0
 8004b54:	d14e      	bne.n	8004bf4 <_strtod_l+0x38c>
 8004b56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b58:	4308      	orrs	r0, r1
 8004b5a:	f47f aebe 	bne.w	80048da <_strtod_l+0x72>
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f47f aed6 	bne.w	8004910 <_strtod_l+0xa8>
 8004b64:	2a69      	cmp	r2, #105	@ 0x69
 8004b66:	d028      	beq.n	8004bba <_strtod_l+0x352>
 8004b68:	dc25      	bgt.n	8004bb6 <_strtod_l+0x34e>
 8004b6a:	2a49      	cmp	r2, #73	@ 0x49
 8004b6c:	d025      	beq.n	8004bba <_strtod_l+0x352>
 8004b6e:	2a4e      	cmp	r2, #78	@ 0x4e
 8004b70:	f47f aece 	bne.w	8004910 <_strtod_l+0xa8>
 8004b74:	499b      	ldr	r1, [pc, #620]	@ (8004de4 <_strtod_l+0x57c>)
 8004b76:	a819      	add	r0, sp, #100	@ 0x64
 8004b78:	f001 fe4c 	bl	8006814 <__match>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	f43f aec7 	beq.w	8004910 <_strtod_l+0xa8>
 8004b82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b28      	cmp	r3, #40	@ 0x28
 8004b88:	d12e      	bne.n	8004be8 <_strtod_l+0x380>
 8004b8a:	4997      	ldr	r1, [pc, #604]	@ (8004de8 <_strtod_l+0x580>)
 8004b8c:	aa1c      	add	r2, sp, #112	@ 0x70
 8004b8e:	a819      	add	r0, sp, #100	@ 0x64
 8004b90:	f001 fe54 	bl	800683c <__hexnan>
 8004b94:	2805      	cmp	r0, #5
 8004b96:	d127      	bne.n	8004be8 <_strtod_l+0x380>
 8004b98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004b9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004b9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8004ba2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8004ba6:	e698      	b.n	80048da <_strtod_l+0x72>
 8004ba8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004baa:	fb08 2101 	mla	r1, r8, r1, r2
 8004bae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8004bb2:	920e      	str	r2, [sp, #56]	@ 0x38
 8004bb4:	e7b5      	b.n	8004b22 <_strtod_l+0x2ba>
 8004bb6:	2a6e      	cmp	r2, #110	@ 0x6e
 8004bb8:	e7da      	b.n	8004b70 <_strtod_l+0x308>
 8004bba:	498c      	ldr	r1, [pc, #560]	@ (8004dec <_strtod_l+0x584>)
 8004bbc:	a819      	add	r0, sp, #100	@ 0x64
 8004bbe:	f001 fe29 	bl	8006814 <__match>
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	f43f aea4 	beq.w	8004910 <_strtod_l+0xa8>
 8004bc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004bca:	4989      	ldr	r1, [pc, #548]	@ (8004df0 <_strtod_l+0x588>)
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	a819      	add	r0, sp, #100	@ 0x64
 8004bd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8004bd2:	f001 fe1f 	bl	8006814 <__match>
 8004bd6:	b910      	cbnz	r0, 8004bde <_strtod_l+0x376>
 8004bd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004bda:	3301      	adds	r3, #1
 8004bdc:	9319      	str	r3, [sp, #100]	@ 0x64
 8004bde:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8004e00 <_strtod_l+0x598>
 8004be2:	f04f 0a00 	mov.w	sl, #0
 8004be6:	e678      	b.n	80048da <_strtod_l+0x72>
 8004be8:	4882      	ldr	r0, [pc, #520]	@ (8004df4 <_strtod_l+0x58c>)
 8004bea:	f000 fd2d 	bl	8005648 <nan>
 8004bee:	ec5b ab10 	vmov	sl, fp, d0
 8004bf2:	e672      	b.n	80048da <_strtod_l+0x72>
 8004bf4:	eba8 0309 	sub.w	r3, r8, r9
 8004bf8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004bfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bfc:	2f00      	cmp	r7, #0
 8004bfe:	bf08      	it	eq
 8004c00:	462f      	moveq	r7, r5
 8004c02:	2d10      	cmp	r5, #16
 8004c04:	462c      	mov	r4, r5
 8004c06:	bfa8      	it	ge
 8004c08:	2410      	movge	r4, #16
 8004c0a:	f7fb fc83 	bl	8000514 <__aeabi_ui2d>
 8004c0e:	2d09      	cmp	r5, #9
 8004c10:	4682      	mov	sl, r0
 8004c12:	468b      	mov	fp, r1
 8004c14:	dc13      	bgt.n	8004c3e <_strtod_l+0x3d6>
 8004c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f43f ae5e 	beq.w	80048da <_strtod_l+0x72>
 8004c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c20:	dd78      	ble.n	8004d14 <_strtod_l+0x4ac>
 8004c22:	2b16      	cmp	r3, #22
 8004c24:	dc5f      	bgt.n	8004ce6 <_strtod_l+0x47e>
 8004c26:	4974      	ldr	r1, [pc, #464]	@ (8004df8 <_strtod_l+0x590>)
 8004c28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c30:	4652      	mov	r2, sl
 8004c32:	465b      	mov	r3, fp
 8004c34:	f7fb fce8 	bl	8000608 <__aeabi_dmul>
 8004c38:	4682      	mov	sl, r0
 8004c3a:	468b      	mov	fp, r1
 8004c3c:	e64d      	b.n	80048da <_strtod_l+0x72>
 8004c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8004df8 <_strtod_l+0x590>)
 8004c40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004c48:	f7fb fcde 	bl	8000608 <__aeabi_dmul>
 8004c4c:	4682      	mov	sl, r0
 8004c4e:	9808      	ldr	r0, [sp, #32]
 8004c50:	468b      	mov	fp, r1
 8004c52:	f7fb fc5f 	bl	8000514 <__aeabi_ui2d>
 8004c56:	4602      	mov	r2, r0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	4650      	mov	r0, sl
 8004c5c:	4659      	mov	r1, fp
 8004c5e:	f7fb fb1d 	bl	800029c <__adddf3>
 8004c62:	2d0f      	cmp	r5, #15
 8004c64:	4682      	mov	sl, r0
 8004c66:	468b      	mov	fp, r1
 8004c68:	ddd5      	ble.n	8004c16 <_strtod_l+0x3ae>
 8004c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c6c:	1b2c      	subs	r4, r5, r4
 8004c6e:	441c      	add	r4, r3
 8004c70:	2c00      	cmp	r4, #0
 8004c72:	f340 8096 	ble.w	8004da2 <_strtod_l+0x53a>
 8004c76:	f014 030f 	ands.w	r3, r4, #15
 8004c7a:	d00a      	beq.n	8004c92 <_strtod_l+0x42a>
 8004c7c:	495e      	ldr	r1, [pc, #376]	@ (8004df8 <_strtod_l+0x590>)
 8004c7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004c82:	4652      	mov	r2, sl
 8004c84:	465b      	mov	r3, fp
 8004c86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c8a:	f7fb fcbd 	bl	8000608 <__aeabi_dmul>
 8004c8e:	4682      	mov	sl, r0
 8004c90:	468b      	mov	fp, r1
 8004c92:	f034 040f 	bics.w	r4, r4, #15
 8004c96:	d073      	beq.n	8004d80 <_strtod_l+0x518>
 8004c98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8004c9c:	dd48      	ble.n	8004d30 <_strtod_l+0x4c8>
 8004c9e:	2400      	movs	r4, #0
 8004ca0:	46a0      	mov	r8, r4
 8004ca2:	940a      	str	r4, [sp, #40]	@ 0x28
 8004ca4:	46a1      	mov	r9, r4
 8004ca6:	9a05      	ldr	r2, [sp, #20]
 8004ca8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8004e00 <_strtod_l+0x598>
 8004cac:	2322      	movs	r3, #34	@ 0x22
 8004cae:	6013      	str	r3, [r2, #0]
 8004cb0:	f04f 0a00 	mov.w	sl, #0
 8004cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f43f ae0f 	beq.w	80048da <_strtod_l+0x72>
 8004cbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004cbe:	9805      	ldr	r0, [sp, #20]
 8004cc0:	f002 faa4 	bl	800720c <_Bfree>
 8004cc4:	9805      	ldr	r0, [sp, #20]
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	f002 faa0 	bl	800720c <_Bfree>
 8004ccc:	9805      	ldr	r0, [sp, #20]
 8004cce:	4641      	mov	r1, r8
 8004cd0:	f002 fa9c 	bl	800720c <_Bfree>
 8004cd4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004cd6:	9805      	ldr	r0, [sp, #20]
 8004cd8:	f002 fa98 	bl	800720c <_Bfree>
 8004cdc:	9805      	ldr	r0, [sp, #20]
 8004cde:	4621      	mov	r1, r4
 8004ce0:	f002 fa94 	bl	800720c <_Bfree>
 8004ce4:	e5f9      	b.n	80048da <_strtod_l+0x72>
 8004ce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ce8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004cec:	4293      	cmp	r3, r2
 8004cee:	dbbc      	blt.n	8004c6a <_strtod_l+0x402>
 8004cf0:	4c41      	ldr	r4, [pc, #260]	@ (8004df8 <_strtod_l+0x590>)
 8004cf2:	f1c5 050f 	rsb	r5, r5, #15
 8004cf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004cfa:	4652      	mov	r2, sl
 8004cfc:	465b      	mov	r3, fp
 8004cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d02:	f7fb fc81 	bl	8000608 <__aeabi_dmul>
 8004d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d08:	1b5d      	subs	r5, r3, r5
 8004d0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004d0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004d12:	e78f      	b.n	8004c34 <_strtod_l+0x3cc>
 8004d14:	3316      	adds	r3, #22
 8004d16:	dba8      	blt.n	8004c6a <_strtod_l+0x402>
 8004d18:	4b37      	ldr	r3, [pc, #220]	@ (8004df8 <_strtod_l+0x590>)
 8004d1a:	eba9 0808 	sub.w	r8, r9, r8
 8004d1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8004d22:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004d26:	4650      	mov	r0, sl
 8004d28:	4659      	mov	r1, fp
 8004d2a:	f7fb fd97 	bl	800085c <__aeabi_ddiv>
 8004d2e:	e783      	b.n	8004c38 <_strtod_l+0x3d0>
 8004d30:	4b32      	ldr	r3, [pc, #200]	@ (8004dfc <_strtod_l+0x594>)
 8004d32:	9308      	str	r3, [sp, #32]
 8004d34:	2300      	movs	r3, #0
 8004d36:	1124      	asrs	r4, r4, #4
 8004d38:	4650      	mov	r0, sl
 8004d3a:	4659      	mov	r1, fp
 8004d3c:	461e      	mov	r6, r3
 8004d3e:	2c01      	cmp	r4, #1
 8004d40:	dc21      	bgt.n	8004d86 <_strtod_l+0x51e>
 8004d42:	b10b      	cbz	r3, 8004d48 <_strtod_l+0x4e0>
 8004d44:	4682      	mov	sl, r0
 8004d46:	468b      	mov	fp, r1
 8004d48:	492c      	ldr	r1, [pc, #176]	@ (8004dfc <_strtod_l+0x594>)
 8004d4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004d4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8004d52:	4652      	mov	r2, sl
 8004d54:	465b      	mov	r3, fp
 8004d56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d5a:	f7fb fc55 	bl	8000608 <__aeabi_dmul>
 8004d5e:	4b28      	ldr	r3, [pc, #160]	@ (8004e00 <_strtod_l+0x598>)
 8004d60:	460a      	mov	r2, r1
 8004d62:	400b      	ands	r3, r1
 8004d64:	4927      	ldr	r1, [pc, #156]	@ (8004e04 <_strtod_l+0x59c>)
 8004d66:	428b      	cmp	r3, r1
 8004d68:	4682      	mov	sl, r0
 8004d6a:	d898      	bhi.n	8004c9e <_strtod_l+0x436>
 8004d6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004d70:	428b      	cmp	r3, r1
 8004d72:	bf86      	itte	hi
 8004d74:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8004e08 <_strtod_l+0x5a0>
 8004d78:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8004d7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004d80:	2300      	movs	r3, #0
 8004d82:	9308      	str	r3, [sp, #32]
 8004d84:	e07a      	b.n	8004e7c <_strtod_l+0x614>
 8004d86:	07e2      	lsls	r2, r4, #31
 8004d88:	d505      	bpl.n	8004d96 <_strtod_l+0x52e>
 8004d8a:	9b08      	ldr	r3, [sp, #32]
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f7fb fc3a 	bl	8000608 <__aeabi_dmul>
 8004d94:	2301      	movs	r3, #1
 8004d96:	9a08      	ldr	r2, [sp, #32]
 8004d98:	3208      	adds	r2, #8
 8004d9a:	3601      	adds	r6, #1
 8004d9c:	1064      	asrs	r4, r4, #1
 8004d9e:	9208      	str	r2, [sp, #32]
 8004da0:	e7cd      	b.n	8004d3e <_strtod_l+0x4d6>
 8004da2:	d0ed      	beq.n	8004d80 <_strtod_l+0x518>
 8004da4:	4264      	negs	r4, r4
 8004da6:	f014 020f 	ands.w	r2, r4, #15
 8004daa:	d00a      	beq.n	8004dc2 <_strtod_l+0x55a>
 8004dac:	4b12      	ldr	r3, [pc, #72]	@ (8004df8 <_strtod_l+0x590>)
 8004dae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004db2:	4650      	mov	r0, sl
 8004db4:	4659      	mov	r1, fp
 8004db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dba:	f7fb fd4f 	bl	800085c <__aeabi_ddiv>
 8004dbe:	4682      	mov	sl, r0
 8004dc0:	468b      	mov	fp, r1
 8004dc2:	1124      	asrs	r4, r4, #4
 8004dc4:	d0dc      	beq.n	8004d80 <_strtod_l+0x518>
 8004dc6:	2c1f      	cmp	r4, #31
 8004dc8:	dd20      	ble.n	8004e0c <_strtod_l+0x5a4>
 8004dca:	2400      	movs	r4, #0
 8004dcc:	46a0      	mov	r8, r4
 8004dce:	940a      	str	r4, [sp, #40]	@ 0x28
 8004dd0:	46a1      	mov	r9, r4
 8004dd2:	9a05      	ldr	r2, [sp, #20]
 8004dd4:	2322      	movs	r3, #34	@ 0x22
 8004dd6:	f04f 0a00 	mov.w	sl, #0
 8004dda:	f04f 0b00 	mov.w	fp, #0
 8004dde:	6013      	str	r3, [r2, #0]
 8004de0:	e768      	b.n	8004cb4 <_strtod_l+0x44c>
 8004de2:	bf00      	nop
 8004de4:	08008123 	.word	0x08008123
 8004de8:	08008154 	.word	0x08008154
 8004dec:	0800811b 	.word	0x0800811b
 8004df0:	080082b4 	.word	0x080082b4
 8004df4:	08008543 	.word	0x08008543
 8004df8:	08008440 	.word	0x08008440
 8004dfc:	08008418 	.word	0x08008418
 8004e00:	7ff00000 	.word	0x7ff00000
 8004e04:	7ca00000 	.word	0x7ca00000
 8004e08:	7fefffff 	.word	0x7fefffff
 8004e0c:	f014 0310 	ands.w	r3, r4, #16
 8004e10:	bf18      	it	ne
 8004e12:	236a      	movne	r3, #106	@ 0x6a
 8004e14:	4ea9      	ldr	r6, [pc, #676]	@ (80050bc <_strtod_l+0x854>)
 8004e16:	9308      	str	r3, [sp, #32]
 8004e18:	4650      	mov	r0, sl
 8004e1a:	4659      	mov	r1, fp
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	07e2      	lsls	r2, r4, #31
 8004e20:	d504      	bpl.n	8004e2c <_strtod_l+0x5c4>
 8004e22:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004e26:	f7fb fbef 	bl	8000608 <__aeabi_dmul>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	1064      	asrs	r4, r4, #1
 8004e2e:	f106 0608 	add.w	r6, r6, #8
 8004e32:	d1f4      	bne.n	8004e1e <_strtod_l+0x5b6>
 8004e34:	b10b      	cbz	r3, 8004e3a <_strtod_l+0x5d2>
 8004e36:	4682      	mov	sl, r0
 8004e38:	468b      	mov	fp, r1
 8004e3a:	9b08      	ldr	r3, [sp, #32]
 8004e3c:	b1b3      	cbz	r3, 8004e6c <_strtod_l+0x604>
 8004e3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004e42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	4659      	mov	r1, fp
 8004e4a:	dd0f      	ble.n	8004e6c <_strtod_l+0x604>
 8004e4c:	2b1f      	cmp	r3, #31
 8004e4e:	dd55      	ble.n	8004efc <_strtod_l+0x694>
 8004e50:	2b34      	cmp	r3, #52	@ 0x34
 8004e52:	bfde      	ittt	le
 8004e54:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8004e58:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8004e5c:	4093      	lslle	r3, r2
 8004e5e:	f04f 0a00 	mov.w	sl, #0
 8004e62:	bfcc      	ite	gt
 8004e64:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8004e68:	ea03 0b01 	andle.w	fp, r3, r1
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	2300      	movs	r3, #0
 8004e70:	4650      	mov	r0, sl
 8004e72:	4659      	mov	r1, fp
 8004e74:	f7fb fe30 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e78:	2800      	cmp	r0, #0
 8004e7a:	d1a6      	bne.n	8004dca <_strtod_l+0x562>
 8004e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004e82:	9805      	ldr	r0, [sp, #20]
 8004e84:	462b      	mov	r3, r5
 8004e86:	463a      	mov	r2, r7
 8004e88:	f002 fa28 	bl	80072dc <__s2b>
 8004e8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	f43f af05 	beq.w	8004c9e <_strtod_l+0x436>
 8004e94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e96:	2a00      	cmp	r2, #0
 8004e98:	eba9 0308 	sub.w	r3, r9, r8
 8004e9c:	bfa8      	it	ge
 8004e9e:	2300      	movge	r3, #0
 8004ea0:	9312      	str	r3, [sp, #72]	@ 0x48
 8004ea2:	2400      	movs	r4, #0
 8004ea4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004ea8:	9316      	str	r3, [sp, #88]	@ 0x58
 8004eaa:	46a0      	mov	r8, r4
 8004eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eae:	9805      	ldr	r0, [sp, #20]
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	f002 f96b 	bl	800718c <_Balloc>
 8004eb6:	4681      	mov	r9, r0
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	f43f aef4 	beq.w	8004ca6 <_strtod_l+0x43e>
 8004ebe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	3202      	adds	r2, #2
 8004ec4:	f103 010c 	add.w	r1, r3, #12
 8004ec8:	0092      	lsls	r2, r2, #2
 8004eca:	300c      	adds	r0, #12
 8004ecc:	f000 fbad 	bl	800562a <memcpy>
 8004ed0:	ec4b ab10 	vmov	d0, sl, fp
 8004ed4:	9805      	ldr	r0, [sp, #20]
 8004ed6:	aa1c      	add	r2, sp, #112	@ 0x70
 8004ed8:	a91b      	add	r1, sp, #108	@ 0x6c
 8004eda:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8004ede:	f002 fd39 	bl	8007954 <__d2b>
 8004ee2:	901a      	str	r0, [sp, #104]	@ 0x68
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f43f aede 	beq.w	8004ca6 <_strtod_l+0x43e>
 8004eea:	9805      	ldr	r0, [sp, #20]
 8004eec:	2101      	movs	r1, #1
 8004eee:	f002 fa8b 	bl	8007408 <__i2b>
 8004ef2:	4680      	mov	r8, r0
 8004ef4:	b948      	cbnz	r0, 8004f0a <_strtod_l+0x6a2>
 8004ef6:	f04f 0800 	mov.w	r8, #0
 8004efa:	e6d4      	b.n	8004ca6 <_strtod_l+0x43e>
 8004efc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	ea03 0a0a 	and.w	sl, r3, sl
 8004f08:	e7b0      	b.n	8004e6c <_strtod_l+0x604>
 8004f0a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8004f0c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004f0e:	2d00      	cmp	r5, #0
 8004f10:	bfab      	itete	ge
 8004f12:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8004f14:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8004f16:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8004f18:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8004f1a:	bfac      	ite	ge
 8004f1c:	18ef      	addge	r7, r5, r3
 8004f1e:	1b5e      	sublt	r6, r3, r5
 8004f20:	9b08      	ldr	r3, [sp, #32]
 8004f22:	1aed      	subs	r5, r5, r3
 8004f24:	4415      	add	r5, r2
 8004f26:	4b66      	ldr	r3, [pc, #408]	@ (80050c0 <_strtod_l+0x858>)
 8004f28:	3d01      	subs	r5, #1
 8004f2a:	429d      	cmp	r5, r3
 8004f2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004f30:	da50      	bge.n	8004fd4 <_strtod_l+0x76c>
 8004f32:	1b5b      	subs	r3, r3, r5
 8004f34:	2b1f      	cmp	r3, #31
 8004f36:	eba2 0203 	sub.w	r2, r2, r3
 8004f3a:	f04f 0101 	mov.w	r1, #1
 8004f3e:	dc3d      	bgt.n	8004fbc <_strtod_l+0x754>
 8004f40:	fa01 f303 	lsl.w	r3, r1, r3
 8004f44:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004f46:	2300      	movs	r3, #0
 8004f48:	9310      	str	r3, [sp, #64]	@ 0x40
 8004f4a:	18bd      	adds	r5, r7, r2
 8004f4c:	9b08      	ldr	r3, [sp, #32]
 8004f4e:	42af      	cmp	r7, r5
 8004f50:	4416      	add	r6, r2
 8004f52:	441e      	add	r6, r3
 8004f54:	463b      	mov	r3, r7
 8004f56:	bfa8      	it	ge
 8004f58:	462b      	movge	r3, r5
 8004f5a:	42b3      	cmp	r3, r6
 8004f5c:	bfa8      	it	ge
 8004f5e:	4633      	movge	r3, r6
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	bfc2      	ittt	gt
 8004f64:	1aed      	subgt	r5, r5, r3
 8004f66:	1af6      	subgt	r6, r6, r3
 8004f68:	1aff      	subgt	r7, r7, r3
 8004f6a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	dd16      	ble.n	8004f9e <_strtod_l+0x736>
 8004f70:	4641      	mov	r1, r8
 8004f72:	9805      	ldr	r0, [sp, #20]
 8004f74:	461a      	mov	r2, r3
 8004f76:	f002 fb07 	bl	8007588 <__pow5mult>
 8004f7a:	4680      	mov	r8, r0
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	d0ba      	beq.n	8004ef6 <_strtod_l+0x68e>
 8004f80:	4601      	mov	r1, r0
 8004f82:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004f84:	9805      	ldr	r0, [sp, #20]
 8004f86:	f002 fa55 	bl	8007434 <__multiply>
 8004f8a:	900e      	str	r0, [sp, #56]	@ 0x38
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	f43f ae8a 	beq.w	8004ca6 <_strtod_l+0x43e>
 8004f92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004f94:	9805      	ldr	r0, [sp, #20]
 8004f96:	f002 f939 	bl	800720c <_Bfree>
 8004f9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f9e:	2d00      	cmp	r5, #0
 8004fa0:	dc1d      	bgt.n	8004fde <_strtod_l+0x776>
 8004fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	dd23      	ble.n	8004ff0 <_strtod_l+0x788>
 8004fa8:	4649      	mov	r1, r9
 8004faa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8004fac:	9805      	ldr	r0, [sp, #20]
 8004fae:	f002 faeb 	bl	8007588 <__pow5mult>
 8004fb2:	4681      	mov	r9, r0
 8004fb4:	b9e0      	cbnz	r0, 8004ff0 <_strtod_l+0x788>
 8004fb6:	f04f 0900 	mov.w	r9, #0
 8004fba:	e674      	b.n	8004ca6 <_strtod_l+0x43e>
 8004fbc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8004fc0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8004fc4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8004fc8:	35e2      	adds	r5, #226	@ 0xe2
 8004fca:	fa01 f305 	lsl.w	r3, r1, r5
 8004fce:	9310      	str	r3, [sp, #64]	@ 0x40
 8004fd0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004fd2:	e7ba      	b.n	8004f4a <_strtod_l+0x6e2>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8004fd8:	2301      	movs	r3, #1
 8004fda:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004fdc:	e7b5      	b.n	8004f4a <_strtod_l+0x6e2>
 8004fde:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004fe0:	9805      	ldr	r0, [sp, #20]
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	f002 fb2a 	bl	800763c <__lshift>
 8004fe8:	901a      	str	r0, [sp, #104]	@ 0x68
 8004fea:	2800      	cmp	r0, #0
 8004fec:	d1d9      	bne.n	8004fa2 <_strtod_l+0x73a>
 8004fee:	e65a      	b.n	8004ca6 <_strtod_l+0x43e>
 8004ff0:	2e00      	cmp	r6, #0
 8004ff2:	dd07      	ble.n	8005004 <_strtod_l+0x79c>
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	9805      	ldr	r0, [sp, #20]
 8004ff8:	4632      	mov	r2, r6
 8004ffa:	f002 fb1f 	bl	800763c <__lshift>
 8004ffe:	4681      	mov	r9, r0
 8005000:	2800      	cmp	r0, #0
 8005002:	d0d8      	beq.n	8004fb6 <_strtod_l+0x74e>
 8005004:	2f00      	cmp	r7, #0
 8005006:	dd08      	ble.n	800501a <_strtod_l+0x7b2>
 8005008:	4641      	mov	r1, r8
 800500a:	9805      	ldr	r0, [sp, #20]
 800500c:	463a      	mov	r2, r7
 800500e:	f002 fb15 	bl	800763c <__lshift>
 8005012:	4680      	mov	r8, r0
 8005014:	2800      	cmp	r0, #0
 8005016:	f43f ae46 	beq.w	8004ca6 <_strtod_l+0x43e>
 800501a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800501c:	9805      	ldr	r0, [sp, #20]
 800501e:	464a      	mov	r2, r9
 8005020:	f002 fb94 	bl	800774c <__mdiff>
 8005024:	4604      	mov	r4, r0
 8005026:	2800      	cmp	r0, #0
 8005028:	f43f ae3d 	beq.w	8004ca6 <_strtod_l+0x43e>
 800502c:	68c3      	ldr	r3, [r0, #12]
 800502e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005030:	2300      	movs	r3, #0
 8005032:	60c3      	str	r3, [r0, #12]
 8005034:	4641      	mov	r1, r8
 8005036:	f002 fb6d 	bl	8007714 <__mcmp>
 800503a:	2800      	cmp	r0, #0
 800503c:	da46      	bge.n	80050cc <_strtod_l+0x864>
 800503e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005040:	ea53 030a 	orrs.w	r3, r3, sl
 8005044:	d16c      	bne.n	8005120 <_strtod_l+0x8b8>
 8005046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800504a:	2b00      	cmp	r3, #0
 800504c:	d168      	bne.n	8005120 <_strtod_l+0x8b8>
 800504e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005052:	0d1b      	lsrs	r3, r3, #20
 8005054:	051b      	lsls	r3, r3, #20
 8005056:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800505a:	d961      	bls.n	8005120 <_strtod_l+0x8b8>
 800505c:	6963      	ldr	r3, [r4, #20]
 800505e:	b913      	cbnz	r3, 8005066 <_strtod_l+0x7fe>
 8005060:	6923      	ldr	r3, [r4, #16]
 8005062:	2b01      	cmp	r3, #1
 8005064:	dd5c      	ble.n	8005120 <_strtod_l+0x8b8>
 8005066:	4621      	mov	r1, r4
 8005068:	2201      	movs	r2, #1
 800506a:	9805      	ldr	r0, [sp, #20]
 800506c:	f002 fae6 	bl	800763c <__lshift>
 8005070:	4641      	mov	r1, r8
 8005072:	4604      	mov	r4, r0
 8005074:	f002 fb4e 	bl	8007714 <__mcmp>
 8005078:	2800      	cmp	r0, #0
 800507a:	dd51      	ble.n	8005120 <_strtod_l+0x8b8>
 800507c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005080:	9a08      	ldr	r2, [sp, #32]
 8005082:	0d1b      	lsrs	r3, r3, #20
 8005084:	051b      	lsls	r3, r3, #20
 8005086:	2a00      	cmp	r2, #0
 8005088:	d06b      	beq.n	8005162 <_strtod_l+0x8fa>
 800508a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800508e:	d868      	bhi.n	8005162 <_strtod_l+0x8fa>
 8005090:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005094:	f67f ae9d 	bls.w	8004dd2 <_strtod_l+0x56a>
 8005098:	4b0a      	ldr	r3, [pc, #40]	@ (80050c4 <_strtod_l+0x85c>)
 800509a:	4650      	mov	r0, sl
 800509c:	4659      	mov	r1, fp
 800509e:	2200      	movs	r2, #0
 80050a0:	f7fb fab2 	bl	8000608 <__aeabi_dmul>
 80050a4:	4b08      	ldr	r3, [pc, #32]	@ (80050c8 <_strtod_l+0x860>)
 80050a6:	400b      	ands	r3, r1
 80050a8:	4682      	mov	sl, r0
 80050aa:	468b      	mov	fp, r1
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f47f ae05 	bne.w	8004cbc <_strtod_l+0x454>
 80050b2:	9a05      	ldr	r2, [sp, #20]
 80050b4:	2322      	movs	r3, #34	@ 0x22
 80050b6:	6013      	str	r3, [r2, #0]
 80050b8:	e600      	b.n	8004cbc <_strtod_l+0x454>
 80050ba:	bf00      	nop
 80050bc:	08008180 	.word	0x08008180
 80050c0:	fffffc02 	.word	0xfffffc02
 80050c4:	39500000 	.word	0x39500000
 80050c8:	7ff00000 	.word	0x7ff00000
 80050cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80050d0:	d165      	bne.n	800519e <_strtod_l+0x936>
 80050d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80050d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80050d8:	b35a      	cbz	r2, 8005132 <_strtod_l+0x8ca>
 80050da:	4a9f      	ldr	r2, [pc, #636]	@ (8005358 <_strtod_l+0xaf0>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d12b      	bne.n	8005138 <_strtod_l+0x8d0>
 80050e0:	9b08      	ldr	r3, [sp, #32]
 80050e2:	4651      	mov	r1, sl
 80050e4:	b303      	cbz	r3, 8005128 <_strtod_l+0x8c0>
 80050e6:	4b9d      	ldr	r3, [pc, #628]	@ (800535c <_strtod_l+0xaf4>)
 80050e8:	465a      	mov	r2, fp
 80050ea:	4013      	ands	r3, r2
 80050ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80050f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050f4:	d81b      	bhi.n	800512e <_strtod_l+0x8c6>
 80050f6:	0d1b      	lsrs	r3, r3, #20
 80050f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	4299      	cmp	r1, r3
 8005102:	d119      	bne.n	8005138 <_strtod_l+0x8d0>
 8005104:	4b96      	ldr	r3, [pc, #600]	@ (8005360 <_strtod_l+0xaf8>)
 8005106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005108:	429a      	cmp	r2, r3
 800510a:	d102      	bne.n	8005112 <_strtod_l+0x8aa>
 800510c:	3101      	adds	r1, #1
 800510e:	f43f adca 	beq.w	8004ca6 <_strtod_l+0x43e>
 8005112:	4b92      	ldr	r3, [pc, #584]	@ (800535c <_strtod_l+0xaf4>)
 8005114:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005116:	401a      	ands	r2, r3
 8005118:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800511c:	f04f 0a00 	mov.w	sl, #0
 8005120:	9b08      	ldr	r3, [sp, #32]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1b8      	bne.n	8005098 <_strtod_l+0x830>
 8005126:	e5c9      	b.n	8004cbc <_strtod_l+0x454>
 8005128:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800512c:	e7e8      	b.n	8005100 <_strtod_l+0x898>
 800512e:	4613      	mov	r3, r2
 8005130:	e7e6      	b.n	8005100 <_strtod_l+0x898>
 8005132:	ea53 030a 	orrs.w	r3, r3, sl
 8005136:	d0a1      	beq.n	800507c <_strtod_l+0x814>
 8005138:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800513a:	b1db      	cbz	r3, 8005174 <_strtod_l+0x90c>
 800513c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800513e:	4213      	tst	r3, r2
 8005140:	d0ee      	beq.n	8005120 <_strtod_l+0x8b8>
 8005142:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005144:	9a08      	ldr	r2, [sp, #32]
 8005146:	4650      	mov	r0, sl
 8005148:	4659      	mov	r1, fp
 800514a:	b1bb      	cbz	r3, 800517c <_strtod_l+0x914>
 800514c:	f7ff fb6e 	bl	800482c <sulp>
 8005150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005154:	ec53 2b10 	vmov	r2, r3, d0
 8005158:	f7fb f8a0 	bl	800029c <__adddf3>
 800515c:	4682      	mov	sl, r0
 800515e:	468b      	mov	fp, r1
 8005160:	e7de      	b.n	8005120 <_strtod_l+0x8b8>
 8005162:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005166:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800516a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800516e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005172:	e7d5      	b.n	8005120 <_strtod_l+0x8b8>
 8005174:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005176:	ea13 0f0a 	tst.w	r3, sl
 800517a:	e7e1      	b.n	8005140 <_strtod_l+0x8d8>
 800517c:	f7ff fb56 	bl	800482c <sulp>
 8005180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005184:	ec53 2b10 	vmov	r2, r3, d0
 8005188:	f7fb f886 	bl	8000298 <__aeabi_dsub>
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	4682      	mov	sl, r0
 8005192:	468b      	mov	fp, r1
 8005194:	f7fb fca0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005198:	2800      	cmp	r0, #0
 800519a:	d0c1      	beq.n	8005120 <_strtod_l+0x8b8>
 800519c:	e619      	b.n	8004dd2 <_strtod_l+0x56a>
 800519e:	4641      	mov	r1, r8
 80051a0:	4620      	mov	r0, r4
 80051a2:	f002 fc2f 	bl	8007a04 <__ratio>
 80051a6:	ec57 6b10 	vmov	r6, r7, d0
 80051aa:	2200      	movs	r2, #0
 80051ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80051b0:	4630      	mov	r0, r6
 80051b2:	4639      	mov	r1, r7
 80051b4:	f7fb fca4 	bl	8000b00 <__aeabi_dcmple>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d06f      	beq.n	800529c <_strtod_l+0xa34>
 80051bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d17a      	bne.n	80052b8 <_strtod_l+0xa50>
 80051c2:	f1ba 0f00 	cmp.w	sl, #0
 80051c6:	d158      	bne.n	800527a <_strtod_l+0xa12>
 80051c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d15a      	bne.n	8005288 <_strtod_l+0xa20>
 80051d2:	4b64      	ldr	r3, [pc, #400]	@ (8005364 <_strtod_l+0xafc>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb fc87 	bl	8000aec <__aeabi_dcmplt>
 80051de:	2800      	cmp	r0, #0
 80051e0:	d159      	bne.n	8005296 <_strtod_l+0xa2e>
 80051e2:	4630      	mov	r0, r6
 80051e4:	4639      	mov	r1, r7
 80051e6:	4b60      	ldr	r3, [pc, #384]	@ (8005368 <_strtod_l+0xb00>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	f7fb fa0d 	bl	8000608 <__aeabi_dmul>
 80051ee:	4606      	mov	r6, r0
 80051f0:	460f      	mov	r7, r1
 80051f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80051f6:	9606      	str	r6, [sp, #24]
 80051f8:	9307      	str	r3, [sp, #28]
 80051fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051fe:	4d57      	ldr	r5, [pc, #348]	@ (800535c <_strtod_l+0xaf4>)
 8005200:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005204:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005206:	401d      	ands	r5, r3
 8005208:	4b58      	ldr	r3, [pc, #352]	@ (800536c <_strtod_l+0xb04>)
 800520a:	429d      	cmp	r5, r3
 800520c:	f040 80b2 	bne.w	8005374 <_strtod_l+0xb0c>
 8005210:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005212:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005216:	ec4b ab10 	vmov	d0, sl, fp
 800521a:	f002 fb2b 	bl	8007874 <__ulp>
 800521e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005222:	ec51 0b10 	vmov	r0, r1, d0
 8005226:	f7fb f9ef 	bl	8000608 <__aeabi_dmul>
 800522a:	4652      	mov	r2, sl
 800522c:	465b      	mov	r3, fp
 800522e:	f7fb f835 	bl	800029c <__adddf3>
 8005232:	460b      	mov	r3, r1
 8005234:	4949      	ldr	r1, [pc, #292]	@ (800535c <_strtod_l+0xaf4>)
 8005236:	4a4e      	ldr	r2, [pc, #312]	@ (8005370 <_strtod_l+0xb08>)
 8005238:	4019      	ands	r1, r3
 800523a:	4291      	cmp	r1, r2
 800523c:	4682      	mov	sl, r0
 800523e:	d942      	bls.n	80052c6 <_strtod_l+0xa5e>
 8005240:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005242:	4b47      	ldr	r3, [pc, #284]	@ (8005360 <_strtod_l+0xaf8>)
 8005244:	429a      	cmp	r2, r3
 8005246:	d103      	bne.n	8005250 <_strtod_l+0x9e8>
 8005248:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800524a:	3301      	adds	r3, #1
 800524c:	f43f ad2b 	beq.w	8004ca6 <_strtod_l+0x43e>
 8005250:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005360 <_strtod_l+0xaf8>
 8005254:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005258:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800525a:	9805      	ldr	r0, [sp, #20]
 800525c:	f001 ffd6 	bl	800720c <_Bfree>
 8005260:	9805      	ldr	r0, [sp, #20]
 8005262:	4649      	mov	r1, r9
 8005264:	f001 ffd2 	bl	800720c <_Bfree>
 8005268:	9805      	ldr	r0, [sp, #20]
 800526a:	4641      	mov	r1, r8
 800526c:	f001 ffce 	bl	800720c <_Bfree>
 8005270:	9805      	ldr	r0, [sp, #20]
 8005272:	4621      	mov	r1, r4
 8005274:	f001 ffca 	bl	800720c <_Bfree>
 8005278:	e618      	b.n	8004eac <_strtod_l+0x644>
 800527a:	f1ba 0f01 	cmp.w	sl, #1
 800527e:	d103      	bne.n	8005288 <_strtod_l+0xa20>
 8005280:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005282:	2b00      	cmp	r3, #0
 8005284:	f43f ada5 	beq.w	8004dd2 <_strtod_l+0x56a>
 8005288:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005338 <_strtod_l+0xad0>
 800528c:	4f35      	ldr	r7, [pc, #212]	@ (8005364 <_strtod_l+0xafc>)
 800528e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005292:	2600      	movs	r6, #0
 8005294:	e7b1      	b.n	80051fa <_strtod_l+0x992>
 8005296:	4f34      	ldr	r7, [pc, #208]	@ (8005368 <_strtod_l+0xb00>)
 8005298:	2600      	movs	r6, #0
 800529a:	e7aa      	b.n	80051f2 <_strtod_l+0x98a>
 800529c:	4b32      	ldr	r3, [pc, #200]	@ (8005368 <_strtod_l+0xb00>)
 800529e:	4630      	mov	r0, r6
 80052a0:	4639      	mov	r1, r7
 80052a2:	2200      	movs	r2, #0
 80052a4:	f7fb f9b0 	bl	8000608 <__aeabi_dmul>
 80052a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052aa:	4606      	mov	r6, r0
 80052ac:	460f      	mov	r7, r1
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d09f      	beq.n	80051f2 <_strtod_l+0x98a>
 80052b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80052b6:	e7a0      	b.n	80051fa <_strtod_l+0x992>
 80052b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005340 <_strtod_l+0xad8>
 80052bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80052c0:	ec57 6b17 	vmov	r6, r7, d7
 80052c4:	e799      	b.n	80051fa <_strtod_l+0x992>
 80052c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80052ca:	9b08      	ldr	r3, [sp, #32]
 80052cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1c1      	bne.n	8005258 <_strtod_l+0x9f0>
 80052d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80052d8:	0d1b      	lsrs	r3, r3, #20
 80052da:	051b      	lsls	r3, r3, #20
 80052dc:	429d      	cmp	r5, r3
 80052de:	d1bb      	bne.n	8005258 <_strtod_l+0x9f0>
 80052e0:	4630      	mov	r0, r6
 80052e2:	4639      	mov	r1, r7
 80052e4:	f7fb fcd8 	bl	8000c98 <__aeabi_d2lz>
 80052e8:	f7fb f960 	bl	80005ac <__aeabi_l2d>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4630      	mov	r0, r6
 80052f2:	4639      	mov	r1, r7
 80052f4:	f7fa ffd0 	bl	8000298 <__aeabi_dsub>
 80052f8:	460b      	mov	r3, r1
 80052fa:	4602      	mov	r2, r0
 80052fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005300:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005306:	ea46 060a 	orr.w	r6, r6, sl
 800530a:	431e      	orrs	r6, r3
 800530c:	d06f      	beq.n	80053ee <_strtod_l+0xb86>
 800530e:	a30e      	add	r3, pc, #56	@ (adr r3, 8005348 <_strtod_l+0xae0>)
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f7fb fbea 	bl	8000aec <__aeabi_dcmplt>
 8005318:	2800      	cmp	r0, #0
 800531a:	f47f accf 	bne.w	8004cbc <_strtod_l+0x454>
 800531e:	a30c      	add	r3, pc, #48	@ (adr r3, 8005350 <_strtod_l+0xae8>)
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005328:	f7fb fbfe 	bl	8000b28 <__aeabi_dcmpgt>
 800532c:	2800      	cmp	r0, #0
 800532e:	d093      	beq.n	8005258 <_strtod_l+0x9f0>
 8005330:	e4c4      	b.n	8004cbc <_strtod_l+0x454>
 8005332:	bf00      	nop
 8005334:	f3af 8000 	nop.w
 8005338:	00000000 	.word	0x00000000
 800533c:	bff00000 	.word	0xbff00000
 8005340:	00000000 	.word	0x00000000
 8005344:	3ff00000 	.word	0x3ff00000
 8005348:	94a03595 	.word	0x94a03595
 800534c:	3fdfffff 	.word	0x3fdfffff
 8005350:	35afe535 	.word	0x35afe535
 8005354:	3fe00000 	.word	0x3fe00000
 8005358:	000fffff 	.word	0x000fffff
 800535c:	7ff00000 	.word	0x7ff00000
 8005360:	7fefffff 	.word	0x7fefffff
 8005364:	3ff00000 	.word	0x3ff00000
 8005368:	3fe00000 	.word	0x3fe00000
 800536c:	7fe00000 	.word	0x7fe00000
 8005370:	7c9fffff 	.word	0x7c9fffff
 8005374:	9b08      	ldr	r3, [sp, #32]
 8005376:	b323      	cbz	r3, 80053c2 <_strtod_l+0xb5a>
 8005378:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800537c:	d821      	bhi.n	80053c2 <_strtod_l+0xb5a>
 800537e:	a328      	add	r3, pc, #160	@ (adr r3, 8005420 <_strtod_l+0xbb8>)
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	4630      	mov	r0, r6
 8005386:	4639      	mov	r1, r7
 8005388:	f7fb fbba 	bl	8000b00 <__aeabi_dcmple>
 800538c:	b1a0      	cbz	r0, 80053b8 <_strtod_l+0xb50>
 800538e:	4639      	mov	r1, r7
 8005390:	4630      	mov	r0, r6
 8005392:	f7fb fc11 	bl	8000bb8 <__aeabi_d2uiz>
 8005396:	2801      	cmp	r0, #1
 8005398:	bf38      	it	cc
 800539a:	2001      	movcc	r0, #1
 800539c:	f7fb f8ba 	bl	8000514 <__aeabi_ui2d>
 80053a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053a2:	4606      	mov	r6, r0
 80053a4:	460f      	mov	r7, r1
 80053a6:	b9fb      	cbnz	r3, 80053e8 <_strtod_l+0xb80>
 80053a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80053ac:	9014      	str	r0, [sp, #80]	@ 0x50
 80053ae:	9315      	str	r3, [sp, #84]	@ 0x54
 80053b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80053b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80053b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80053ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80053be:	1b5b      	subs	r3, r3, r5
 80053c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80053c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80053c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80053ca:	f002 fa53 	bl	8007874 <__ulp>
 80053ce:	4650      	mov	r0, sl
 80053d0:	ec53 2b10 	vmov	r2, r3, d0
 80053d4:	4659      	mov	r1, fp
 80053d6:	f7fb f917 	bl	8000608 <__aeabi_dmul>
 80053da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80053de:	f7fa ff5d 	bl	800029c <__adddf3>
 80053e2:	4682      	mov	sl, r0
 80053e4:	468b      	mov	fp, r1
 80053e6:	e770      	b.n	80052ca <_strtod_l+0xa62>
 80053e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80053ec:	e7e0      	b.n	80053b0 <_strtod_l+0xb48>
 80053ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8005428 <_strtod_l+0xbc0>)
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	f7fb fb7a 	bl	8000aec <__aeabi_dcmplt>
 80053f8:	e798      	b.n	800532c <_strtod_l+0xac4>
 80053fa:	2300      	movs	r3, #0
 80053fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005400:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	f7ff ba6d 	b.w	80048e2 <_strtod_l+0x7a>
 8005408:	2a65      	cmp	r2, #101	@ 0x65
 800540a:	f43f ab66 	beq.w	8004ada <_strtod_l+0x272>
 800540e:	2a45      	cmp	r2, #69	@ 0x45
 8005410:	f43f ab63 	beq.w	8004ada <_strtod_l+0x272>
 8005414:	2301      	movs	r3, #1
 8005416:	f7ff bb9e 	b.w	8004b56 <_strtod_l+0x2ee>
 800541a:	bf00      	nop
 800541c:	f3af 8000 	nop.w
 8005420:	ffc00000 	.word	0xffc00000
 8005424:	41dfffff 	.word	0x41dfffff
 8005428:	94a03595 	.word	0x94a03595
 800542c:	3fcfffff 	.word	0x3fcfffff

08005430 <_strtod_r>:
 8005430:	4b01      	ldr	r3, [pc, #4]	@ (8005438 <_strtod_r+0x8>)
 8005432:	f7ff ba19 	b.w	8004868 <_strtod_l>
 8005436:	bf00      	nop
 8005438:	20000098 	.word	0x20000098

0800543c <_strtol_l.constprop.0>:
 800543c:	2b24      	cmp	r3, #36	@ 0x24
 800543e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005442:	4686      	mov	lr, r0
 8005444:	4690      	mov	r8, r2
 8005446:	d801      	bhi.n	800544c <_strtol_l.constprop.0+0x10>
 8005448:	2b01      	cmp	r3, #1
 800544a:	d106      	bne.n	800545a <_strtol_l.constprop.0+0x1e>
 800544c:	f000 f8c0 	bl	80055d0 <__errno>
 8005450:	2316      	movs	r3, #22
 8005452:	6003      	str	r3, [r0, #0]
 8005454:	2000      	movs	r0, #0
 8005456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800545a:	4834      	ldr	r0, [pc, #208]	@ (800552c <_strtol_l.constprop.0+0xf0>)
 800545c:	460d      	mov	r5, r1
 800545e:	462a      	mov	r2, r5
 8005460:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005464:	5d06      	ldrb	r6, [r0, r4]
 8005466:	f016 0608 	ands.w	r6, r6, #8
 800546a:	d1f8      	bne.n	800545e <_strtol_l.constprop.0+0x22>
 800546c:	2c2d      	cmp	r4, #45	@ 0x2d
 800546e:	d12d      	bne.n	80054cc <_strtol_l.constprop.0+0x90>
 8005470:	782c      	ldrb	r4, [r5, #0]
 8005472:	2601      	movs	r6, #1
 8005474:	1c95      	adds	r5, r2, #2
 8005476:	f033 0210 	bics.w	r2, r3, #16
 800547a:	d109      	bne.n	8005490 <_strtol_l.constprop.0+0x54>
 800547c:	2c30      	cmp	r4, #48	@ 0x30
 800547e:	d12a      	bne.n	80054d6 <_strtol_l.constprop.0+0x9a>
 8005480:	782a      	ldrb	r2, [r5, #0]
 8005482:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005486:	2a58      	cmp	r2, #88	@ 0x58
 8005488:	d125      	bne.n	80054d6 <_strtol_l.constprop.0+0x9a>
 800548a:	786c      	ldrb	r4, [r5, #1]
 800548c:	2310      	movs	r3, #16
 800548e:	3502      	adds	r5, #2
 8005490:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005494:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005498:	2200      	movs	r2, #0
 800549a:	fbbc f9f3 	udiv	r9, ip, r3
 800549e:	4610      	mov	r0, r2
 80054a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80054a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80054a8:	2f09      	cmp	r7, #9
 80054aa:	d81b      	bhi.n	80054e4 <_strtol_l.constprop.0+0xa8>
 80054ac:	463c      	mov	r4, r7
 80054ae:	42a3      	cmp	r3, r4
 80054b0:	dd27      	ble.n	8005502 <_strtol_l.constprop.0+0xc6>
 80054b2:	1c57      	adds	r7, r2, #1
 80054b4:	d007      	beq.n	80054c6 <_strtol_l.constprop.0+0x8a>
 80054b6:	4581      	cmp	r9, r0
 80054b8:	d320      	bcc.n	80054fc <_strtol_l.constprop.0+0xc0>
 80054ba:	d101      	bne.n	80054c0 <_strtol_l.constprop.0+0x84>
 80054bc:	45a2      	cmp	sl, r4
 80054be:	db1d      	blt.n	80054fc <_strtol_l.constprop.0+0xc0>
 80054c0:	fb00 4003 	mla	r0, r0, r3, r4
 80054c4:	2201      	movs	r2, #1
 80054c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80054ca:	e7eb      	b.n	80054a4 <_strtol_l.constprop.0+0x68>
 80054cc:	2c2b      	cmp	r4, #43	@ 0x2b
 80054ce:	bf04      	itt	eq
 80054d0:	782c      	ldrbeq	r4, [r5, #0]
 80054d2:	1c95      	addeq	r5, r2, #2
 80054d4:	e7cf      	b.n	8005476 <_strtol_l.constprop.0+0x3a>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1da      	bne.n	8005490 <_strtol_l.constprop.0+0x54>
 80054da:	2c30      	cmp	r4, #48	@ 0x30
 80054dc:	bf0c      	ite	eq
 80054de:	2308      	moveq	r3, #8
 80054e0:	230a      	movne	r3, #10
 80054e2:	e7d5      	b.n	8005490 <_strtol_l.constprop.0+0x54>
 80054e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80054e8:	2f19      	cmp	r7, #25
 80054ea:	d801      	bhi.n	80054f0 <_strtol_l.constprop.0+0xb4>
 80054ec:	3c37      	subs	r4, #55	@ 0x37
 80054ee:	e7de      	b.n	80054ae <_strtol_l.constprop.0+0x72>
 80054f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80054f4:	2f19      	cmp	r7, #25
 80054f6:	d804      	bhi.n	8005502 <_strtol_l.constprop.0+0xc6>
 80054f8:	3c57      	subs	r4, #87	@ 0x57
 80054fa:	e7d8      	b.n	80054ae <_strtol_l.constprop.0+0x72>
 80054fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005500:	e7e1      	b.n	80054c6 <_strtol_l.constprop.0+0x8a>
 8005502:	1c53      	adds	r3, r2, #1
 8005504:	d108      	bne.n	8005518 <_strtol_l.constprop.0+0xdc>
 8005506:	2322      	movs	r3, #34	@ 0x22
 8005508:	f8ce 3000 	str.w	r3, [lr]
 800550c:	4660      	mov	r0, ip
 800550e:	f1b8 0f00 	cmp.w	r8, #0
 8005512:	d0a0      	beq.n	8005456 <_strtol_l.constprop.0+0x1a>
 8005514:	1e69      	subs	r1, r5, #1
 8005516:	e006      	b.n	8005526 <_strtol_l.constprop.0+0xea>
 8005518:	b106      	cbz	r6, 800551c <_strtol_l.constprop.0+0xe0>
 800551a:	4240      	negs	r0, r0
 800551c:	f1b8 0f00 	cmp.w	r8, #0
 8005520:	d099      	beq.n	8005456 <_strtol_l.constprop.0+0x1a>
 8005522:	2a00      	cmp	r2, #0
 8005524:	d1f6      	bne.n	8005514 <_strtol_l.constprop.0+0xd8>
 8005526:	f8c8 1000 	str.w	r1, [r8]
 800552a:	e794      	b.n	8005456 <_strtol_l.constprop.0+0x1a>
 800552c:	080081b1 	.word	0x080081b1

08005530 <_strtol_r>:
 8005530:	f7ff bf84 	b.w	800543c <_strtol_l.constprop.0>

08005534 <_fwalk_sglue>:
 8005534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005538:	4607      	mov	r7, r0
 800553a:	4688      	mov	r8, r1
 800553c:	4614      	mov	r4, r2
 800553e:	2600      	movs	r6, #0
 8005540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005544:	f1b9 0901 	subs.w	r9, r9, #1
 8005548:	d505      	bpl.n	8005556 <_fwalk_sglue+0x22>
 800554a:	6824      	ldr	r4, [r4, #0]
 800554c:	2c00      	cmp	r4, #0
 800554e:	d1f7      	bne.n	8005540 <_fwalk_sglue+0xc>
 8005550:	4630      	mov	r0, r6
 8005552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005556:	89ab      	ldrh	r3, [r5, #12]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d907      	bls.n	800556c <_fwalk_sglue+0x38>
 800555c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005560:	3301      	adds	r3, #1
 8005562:	d003      	beq.n	800556c <_fwalk_sglue+0x38>
 8005564:	4629      	mov	r1, r5
 8005566:	4638      	mov	r0, r7
 8005568:	47c0      	blx	r8
 800556a:	4306      	orrs	r6, r0
 800556c:	3568      	adds	r5, #104	@ 0x68
 800556e:	e7e9      	b.n	8005544 <_fwalk_sglue+0x10>

08005570 <iprintf>:
 8005570:	b40f      	push	{r0, r1, r2, r3}
 8005572:	b507      	push	{r0, r1, r2, lr}
 8005574:	4906      	ldr	r1, [pc, #24]	@ (8005590 <iprintf+0x20>)
 8005576:	ab04      	add	r3, sp, #16
 8005578:	6808      	ldr	r0, [r1, #0]
 800557a:	f853 2b04 	ldr.w	r2, [r3], #4
 800557e:	6881      	ldr	r1, [r0, #8]
 8005580:	9301      	str	r3, [sp, #4]
 8005582:	f001 fb77 	bl	8006c74 <_vfiprintf_r>
 8005586:	b003      	add	sp, #12
 8005588:	f85d eb04 	ldr.w	lr, [sp], #4
 800558c:	b004      	add	sp, #16
 800558e:	4770      	bx	lr
 8005590:	20000204 	.word	0x20000204

08005594 <strncmp>:
 8005594:	b510      	push	{r4, lr}
 8005596:	b16a      	cbz	r2, 80055b4 <strncmp+0x20>
 8005598:	3901      	subs	r1, #1
 800559a:	1884      	adds	r4, r0, r2
 800559c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055a0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d103      	bne.n	80055b0 <strncmp+0x1c>
 80055a8:	42a0      	cmp	r0, r4
 80055aa:	d001      	beq.n	80055b0 <strncmp+0x1c>
 80055ac:	2a00      	cmp	r2, #0
 80055ae:	d1f5      	bne.n	800559c <strncmp+0x8>
 80055b0:	1ad0      	subs	r0, r2, r3
 80055b2:	bd10      	pop	{r4, pc}
 80055b4:	4610      	mov	r0, r2
 80055b6:	e7fc      	b.n	80055b2 <strncmp+0x1e>

080055b8 <memset>:
 80055b8:	4402      	add	r2, r0
 80055ba:	4603      	mov	r3, r0
 80055bc:	4293      	cmp	r3, r2
 80055be:	d100      	bne.n	80055c2 <memset+0xa>
 80055c0:	4770      	bx	lr
 80055c2:	f803 1b01 	strb.w	r1, [r3], #1
 80055c6:	e7f9      	b.n	80055bc <memset+0x4>

080055c8 <_localeconv_r>:
 80055c8:	4800      	ldr	r0, [pc, #0]	@ (80055cc <_localeconv_r+0x4>)
 80055ca:	4770      	bx	lr
 80055cc:	20000188 	.word	0x20000188

080055d0 <__errno>:
 80055d0:	4b01      	ldr	r3, [pc, #4]	@ (80055d8 <__errno+0x8>)
 80055d2:	6818      	ldr	r0, [r3, #0]
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000204 	.word	0x20000204

080055dc <__libc_init_array>:
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	4d0d      	ldr	r5, [pc, #52]	@ (8005614 <__libc_init_array+0x38>)
 80055e0:	4c0d      	ldr	r4, [pc, #52]	@ (8005618 <__libc_init_array+0x3c>)
 80055e2:	1b64      	subs	r4, r4, r5
 80055e4:	10a4      	asrs	r4, r4, #2
 80055e6:	2600      	movs	r6, #0
 80055e8:	42a6      	cmp	r6, r4
 80055ea:	d109      	bne.n	8005600 <__libc_init_array+0x24>
 80055ec:	4d0b      	ldr	r5, [pc, #44]	@ (800561c <__libc_init_array+0x40>)
 80055ee:	4c0c      	ldr	r4, [pc, #48]	@ (8005620 <__libc_init_array+0x44>)
 80055f0:	f002 fd68 	bl	80080c4 <_init>
 80055f4:	1b64      	subs	r4, r4, r5
 80055f6:	10a4      	asrs	r4, r4, #2
 80055f8:	2600      	movs	r6, #0
 80055fa:	42a6      	cmp	r6, r4
 80055fc:	d105      	bne.n	800560a <__libc_init_array+0x2e>
 80055fe:	bd70      	pop	{r4, r5, r6, pc}
 8005600:	f855 3b04 	ldr.w	r3, [r5], #4
 8005604:	4798      	blx	r3
 8005606:	3601      	adds	r6, #1
 8005608:	e7ee      	b.n	80055e8 <__libc_init_array+0xc>
 800560a:	f855 3b04 	ldr.w	r3, [r5], #4
 800560e:	4798      	blx	r3
 8005610:	3601      	adds	r6, #1
 8005612:	e7f2      	b.n	80055fa <__libc_init_array+0x1e>
 8005614:	0800854c 	.word	0x0800854c
 8005618:	0800854c 	.word	0x0800854c
 800561c:	0800854c 	.word	0x0800854c
 8005620:	08008550 	.word	0x08008550

08005624 <__retarget_lock_init_recursive>:
 8005624:	4770      	bx	lr

08005626 <__retarget_lock_acquire_recursive>:
 8005626:	4770      	bx	lr

08005628 <__retarget_lock_release_recursive>:
 8005628:	4770      	bx	lr

0800562a <memcpy>:
 800562a:	440a      	add	r2, r1
 800562c:	4291      	cmp	r1, r2
 800562e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005632:	d100      	bne.n	8005636 <memcpy+0xc>
 8005634:	4770      	bx	lr
 8005636:	b510      	push	{r4, lr}
 8005638:	f811 4b01 	ldrb.w	r4, [r1], #1
 800563c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005640:	4291      	cmp	r1, r2
 8005642:	d1f9      	bne.n	8005638 <memcpy+0xe>
 8005644:	bd10      	pop	{r4, pc}
	...

08005648 <nan>:
 8005648:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005650 <nan+0x8>
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	00000000 	.word	0x00000000
 8005654:	7ff80000 	.word	0x7ff80000

08005658 <nanf>:
 8005658:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005660 <nanf+0x8>
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	7fc00000 	.word	0x7fc00000

08005664 <quorem>:
 8005664:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005668:	6903      	ldr	r3, [r0, #16]
 800566a:	690c      	ldr	r4, [r1, #16]
 800566c:	42a3      	cmp	r3, r4
 800566e:	4607      	mov	r7, r0
 8005670:	db7e      	blt.n	8005770 <quorem+0x10c>
 8005672:	3c01      	subs	r4, #1
 8005674:	f101 0814 	add.w	r8, r1, #20
 8005678:	00a3      	lsls	r3, r4, #2
 800567a:	f100 0514 	add.w	r5, r0, #20
 800567e:	9300      	str	r3, [sp, #0]
 8005680:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005684:	9301      	str	r3, [sp, #4]
 8005686:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800568a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800568e:	3301      	adds	r3, #1
 8005690:	429a      	cmp	r2, r3
 8005692:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005696:	fbb2 f6f3 	udiv	r6, r2, r3
 800569a:	d32e      	bcc.n	80056fa <quorem+0x96>
 800569c:	f04f 0a00 	mov.w	sl, #0
 80056a0:	46c4      	mov	ip, r8
 80056a2:	46ae      	mov	lr, r5
 80056a4:	46d3      	mov	fp, sl
 80056a6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80056aa:	b298      	uxth	r0, r3
 80056ac:	fb06 a000 	mla	r0, r6, r0, sl
 80056b0:	0c02      	lsrs	r2, r0, #16
 80056b2:	0c1b      	lsrs	r3, r3, #16
 80056b4:	fb06 2303 	mla	r3, r6, r3, r2
 80056b8:	f8de 2000 	ldr.w	r2, [lr]
 80056bc:	b280      	uxth	r0, r0
 80056be:	b292      	uxth	r2, r2
 80056c0:	1a12      	subs	r2, r2, r0
 80056c2:	445a      	add	r2, fp
 80056c4:	f8de 0000 	ldr.w	r0, [lr]
 80056c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80056d2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80056d6:	b292      	uxth	r2, r2
 80056d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80056dc:	45e1      	cmp	r9, ip
 80056de:	f84e 2b04 	str.w	r2, [lr], #4
 80056e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80056e6:	d2de      	bcs.n	80056a6 <quorem+0x42>
 80056e8:	9b00      	ldr	r3, [sp, #0]
 80056ea:	58eb      	ldr	r3, [r5, r3]
 80056ec:	b92b      	cbnz	r3, 80056fa <quorem+0x96>
 80056ee:	9b01      	ldr	r3, [sp, #4]
 80056f0:	3b04      	subs	r3, #4
 80056f2:	429d      	cmp	r5, r3
 80056f4:	461a      	mov	r2, r3
 80056f6:	d32f      	bcc.n	8005758 <quorem+0xf4>
 80056f8:	613c      	str	r4, [r7, #16]
 80056fa:	4638      	mov	r0, r7
 80056fc:	f002 f80a 	bl	8007714 <__mcmp>
 8005700:	2800      	cmp	r0, #0
 8005702:	db25      	blt.n	8005750 <quorem+0xec>
 8005704:	4629      	mov	r1, r5
 8005706:	2000      	movs	r0, #0
 8005708:	f858 2b04 	ldr.w	r2, [r8], #4
 800570c:	f8d1 c000 	ldr.w	ip, [r1]
 8005710:	fa1f fe82 	uxth.w	lr, r2
 8005714:	fa1f f38c 	uxth.w	r3, ip
 8005718:	eba3 030e 	sub.w	r3, r3, lr
 800571c:	4403      	add	r3, r0
 800571e:	0c12      	lsrs	r2, r2, #16
 8005720:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005724:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005728:	b29b      	uxth	r3, r3
 800572a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800572e:	45c1      	cmp	r9, r8
 8005730:	f841 3b04 	str.w	r3, [r1], #4
 8005734:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005738:	d2e6      	bcs.n	8005708 <quorem+0xa4>
 800573a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800573e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005742:	b922      	cbnz	r2, 800574e <quorem+0xea>
 8005744:	3b04      	subs	r3, #4
 8005746:	429d      	cmp	r5, r3
 8005748:	461a      	mov	r2, r3
 800574a:	d30b      	bcc.n	8005764 <quorem+0x100>
 800574c:	613c      	str	r4, [r7, #16]
 800574e:	3601      	adds	r6, #1
 8005750:	4630      	mov	r0, r6
 8005752:	b003      	add	sp, #12
 8005754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	3b04      	subs	r3, #4
 800575c:	2a00      	cmp	r2, #0
 800575e:	d1cb      	bne.n	80056f8 <quorem+0x94>
 8005760:	3c01      	subs	r4, #1
 8005762:	e7c6      	b.n	80056f2 <quorem+0x8e>
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	3b04      	subs	r3, #4
 8005768:	2a00      	cmp	r2, #0
 800576a:	d1ef      	bne.n	800574c <quorem+0xe8>
 800576c:	3c01      	subs	r4, #1
 800576e:	e7ea      	b.n	8005746 <quorem+0xe2>
 8005770:	2000      	movs	r0, #0
 8005772:	e7ee      	b.n	8005752 <quorem+0xee>
 8005774:	0000      	movs	r0, r0
	...

08005778 <_dtoa_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	69c7      	ldr	r7, [r0, #28]
 800577e:	b099      	sub	sp, #100	@ 0x64
 8005780:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005784:	ec55 4b10 	vmov	r4, r5, d0
 8005788:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800578a:	9109      	str	r1, [sp, #36]	@ 0x24
 800578c:	4683      	mov	fp, r0
 800578e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005790:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005792:	b97f      	cbnz	r7, 80057b4 <_dtoa_r+0x3c>
 8005794:	2010      	movs	r0, #16
 8005796:	f001 fb85 	bl	8006ea4 <malloc>
 800579a:	4602      	mov	r2, r0
 800579c:	f8cb 001c 	str.w	r0, [fp, #28]
 80057a0:	b920      	cbnz	r0, 80057ac <_dtoa_r+0x34>
 80057a2:	4ba7      	ldr	r3, [pc, #668]	@ (8005a40 <_dtoa_r+0x2c8>)
 80057a4:	21ef      	movs	r1, #239	@ 0xef
 80057a6:	48a7      	ldr	r0, [pc, #668]	@ (8005a44 <_dtoa_r+0x2cc>)
 80057a8:	f002 fbaa 	bl	8007f00 <__assert_func>
 80057ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80057b0:	6007      	str	r7, [r0, #0]
 80057b2:	60c7      	str	r7, [r0, #12]
 80057b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057b8:	6819      	ldr	r1, [r3, #0]
 80057ba:	b159      	cbz	r1, 80057d4 <_dtoa_r+0x5c>
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	604a      	str	r2, [r1, #4]
 80057c0:	2301      	movs	r3, #1
 80057c2:	4093      	lsls	r3, r2
 80057c4:	608b      	str	r3, [r1, #8]
 80057c6:	4658      	mov	r0, fp
 80057c8:	f001 fd20 	bl	800720c <_Bfree>
 80057cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	1e2b      	subs	r3, r5, #0
 80057d6:	bfb9      	ittee	lt
 80057d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80057dc:	9303      	strlt	r3, [sp, #12]
 80057de:	2300      	movge	r3, #0
 80057e0:	6033      	strge	r3, [r6, #0]
 80057e2:	9f03      	ldr	r7, [sp, #12]
 80057e4:	4b98      	ldr	r3, [pc, #608]	@ (8005a48 <_dtoa_r+0x2d0>)
 80057e6:	bfbc      	itt	lt
 80057e8:	2201      	movlt	r2, #1
 80057ea:	6032      	strlt	r2, [r6, #0]
 80057ec:	43bb      	bics	r3, r7
 80057ee:	d112      	bne.n	8005816 <_dtoa_r+0x9e>
 80057f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80057f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80057f6:	6013      	str	r3, [r2, #0]
 80057f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80057fc:	4323      	orrs	r3, r4
 80057fe:	f000 854d 	beq.w	800629c <_dtoa_r+0xb24>
 8005802:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005804:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005a5c <_dtoa_r+0x2e4>
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 854f 	beq.w	80062ac <_dtoa_r+0xb34>
 800580e:	f10a 0303 	add.w	r3, sl, #3
 8005812:	f000 bd49 	b.w	80062a8 <_dtoa_r+0xb30>
 8005816:	ed9d 7b02 	vldr	d7, [sp, #8]
 800581a:	2200      	movs	r2, #0
 800581c:	ec51 0b17 	vmov	r0, r1, d7
 8005820:	2300      	movs	r3, #0
 8005822:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005826:	f7fb f957 	bl	8000ad8 <__aeabi_dcmpeq>
 800582a:	4680      	mov	r8, r0
 800582c:	b158      	cbz	r0, 8005846 <_dtoa_r+0xce>
 800582e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005830:	2301      	movs	r3, #1
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005836:	b113      	cbz	r3, 800583e <_dtoa_r+0xc6>
 8005838:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800583a:	4b84      	ldr	r3, [pc, #528]	@ (8005a4c <_dtoa_r+0x2d4>)
 800583c:	6013      	str	r3, [r2, #0]
 800583e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005a60 <_dtoa_r+0x2e8>
 8005842:	f000 bd33 	b.w	80062ac <_dtoa_r+0xb34>
 8005846:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800584a:	aa16      	add	r2, sp, #88	@ 0x58
 800584c:	a917      	add	r1, sp, #92	@ 0x5c
 800584e:	4658      	mov	r0, fp
 8005850:	f002 f880 	bl	8007954 <__d2b>
 8005854:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005858:	4681      	mov	r9, r0
 800585a:	2e00      	cmp	r6, #0
 800585c:	d077      	beq.n	800594e <_dtoa_r+0x1d6>
 800585e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005860:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800586c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005870:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005874:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005878:	4619      	mov	r1, r3
 800587a:	2200      	movs	r2, #0
 800587c:	4b74      	ldr	r3, [pc, #464]	@ (8005a50 <_dtoa_r+0x2d8>)
 800587e:	f7fa fd0b 	bl	8000298 <__aeabi_dsub>
 8005882:	a369      	add	r3, pc, #420	@ (adr r3, 8005a28 <_dtoa_r+0x2b0>)
 8005884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005888:	f7fa febe 	bl	8000608 <__aeabi_dmul>
 800588c:	a368      	add	r3, pc, #416	@ (adr r3, 8005a30 <_dtoa_r+0x2b8>)
 800588e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005892:	f7fa fd03 	bl	800029c <__adddf3>
 8005896:	4604      	mov	r4, r0
 8005898:	4630      	mov	r0, r6
 800589a:	460d      	mov	r5, r1
 800589c:	f7fa fe4a 	bl	8000534 <__aeabi_i2d>
 80058a0:	a365      	add	r3, pc, #404	@ (adr r3, 8005a38 <_dtoa_r+0x2c0>)
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	f7fa feaf 	bl	8000608 <__aeabi_dmul>
 80058aa:	4602      	mov	r2, r0
 80058ac:	460b      	mov	r3, r1
 80058ae:	4620      	mov	r0, r4
 80058b0:	4629      	mov	r1, r5
 80058b2:	f7fa fcf3 	bl	800029c <__adddf3>
 80058b6:	4604      	mov	r4, r0
 80058b8:	460d      	mov	r5, r1
 80058ba:	f7fb f955 	bl	8000b68 <__aeabi_d2iz>
 80058be:	2200      	movs	r2, #0
 80058c0:	4607      	mov	r7, r0
 80058c2:	2300      	movs	r3, #0
 80058c4:	4620      	mov	r0, r4
 80058c6:	4629      	mov	r1, r5
 80058c8:	f7fb f910 	bl	8000aec <__aeabi_dcmplt>
 80058cc:	b140      	cbz	r0, 80058e0 <_dtoa_r+0x168>
 80058ce:	4638      	mov	r0, r7
 80058d0:	f7fa fe30 	bl	8000534 <__aeabi_i2d>
 80058d4:	4622      	mov	r2, r4
 80058d6:	462b      	mov	r3, r5
 80058d8:	f7fb f8fe 	bl	8000ad8 <__aeabi_dcmpeq>
 80058dc:	b900      	cbnz	r0, 80058e0 <_dtoa_r+0x168>
 80058de:	3f01      	subs	r7, #1
 80058e0:	2f16      	cmp	r7, #22
 80058e2:	d851      	bhi.n	8005988 <_dtoa_r+0x210>
 80058e4:	4b5b      	ldr	r3, [pc, #364]	@ (8005a54 <_dtoa_r+0x2dc>)
 80058e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80058ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058f2:	f7fb f8fb 	bl	8000aec <__aeabi_dcmplt>
 80058f6:	2800      	cmp	r0, #0
 80058f8:	d048      	beq.n	800598c <_dtoa_r+0x214>
 80058fa:	3f01      	subs	r7, #1
 80058fc:	2300      	movs	r3, #0
 80058fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8005900:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005902:	1b9b      	subs	r3, r3, r6
 8005904:	1e5a      	subs	r2, r3, #1
 8005906:	bf44      	itt	mi
 8005908:	f1c3 0801 	rsbmi	r8, r3, #1
 800590c:	2300      	movmi	r3, #0
 800590e:	9208      	str	r2, [sp, #32]
 8005910:	bf54      	ite	pl
 8005912:	f04f 0800 	movpl.w	r8, #0
 8005916:	9308      	strmi	r3, [sp, #32]
 8005918:	2f00      	cmp	r7, #0
 800591a:	db39      	blt.n	8005990 <_dtoa_r+0x218>
 800591c:	9b08      	ldr	r3, [sp, #32]
 800591e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005920:	443b      	add	r3, r7
 8005922:	9308      	str	r3, [sp, #32]
 8005924:	2300      	movs	r3, #0
 8005926:	930a      	str	r3, [sp, #40]	@ 0x28
 8005928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800592a:	2b09      	cmp	r3, #9
 800592c:	d864      	bhi.n	80059f8 <_dtoa_r+0x280>
 800592e:	2b05      	cmp	r3, #5
 8005930:	bfc4      	itt	gt
 8005932:	3b04      	subgt	r3, #4
 8005934:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005938:	f1a3 0302 	sub.w	r3, r3, #2
 800593c:	bfcc      	ite	gt
 800593e:	2400      	movgt	r4, #0
 8005940:	2401      	movle	r4, #1
 8005942:	2b03      	cmp	r3, #3
 8005944:	d863      	bhi.n	8005a0e <_dtoa_r+0x296>
 8005946:	e8df f003 	tbb	[pc, r3]
 800594a:	372a      	.short	0x372a
 800594c:	5535      	.short	0x5535
 800594e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005952:	441e      	add	r6, r3
 8005954:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005958:	2b20      	cmp	r3, #32
 800595a:	bfc1      	itttt	gt
 800595c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005960:	409f      	lslgt	r7, r3
 8005962:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005966:	fa24 f303 	lsrgt.w	r3, r4, r3
 800596a:	bfd6      	itet	le
 800596c:	f1c3 0320 	rsble	r3, r3, #32
 8005970:	ea47 0003 	orrgt.w	r0, r7, r3
 8005974:	fa04 f003 	lslle.w	r0, r4, r3
 8005978:	f7fa fdcc 	bl	8000514 <__aeabi_ui2d>
 800597c:	2201      	movs	r2, #1
 800597e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005982:	3e01      	subs	r6, #1
 8005984:	9214      	str	r2, [sp, #80]	@ 0x50
 8005986:	e777      	b.n	8005878 <_dtoa_r+0x100>
 8005988:	2301      	movs	r3, #1
 800598a:	e7b8      	b.n	80058fe <_dtoa_r+0x186>
 800598c:	9012      	str	r0, [sp, #72]	@ 0x48
 800598e:	e7b7      	b.n	8005900 <_dtoa_r+0x188>
 8005990:	427b      	negs	r3, r7
 8005992:	930a      	str	r3, [sp, #40]	@ 0x28
 8005994:	2300      	movs	r3, #0
 8005996:	eba8 0807 	sub.w	r8, r8, r7
 800599a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800599c:	e7c4      	b.n	8005928 <_dtoa_r+0x1b0>
 800599e:	2300      	movs	r3, #0
 80059a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	dc35      	bgt.n	8005a14 <_dtoa_r+0x29c>
 80059a8:	2301      	movs	r3, #1
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	9307      	str	r3, [sp, #28]
 80059ae:	461a      	mov	r2, r3
 80059b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80059b2:	e00b      	b.n	80059cc <_dtoa_r+0x254>
 80059b4:	2301      	movs	r3, #1
 80059b6:	e7f3      	b.n	80059a0 <_dtoa_r+0x228>
 80059b8:	2300      	movs	r3, #0
 80059ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	3301      	adds	r3, #1
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	9307      	str	r3, [sp, #28]
 80059c8:	bfb8      	it	lt
 80059ca:	2301      	movlt	r3, #1
 80059cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80059d0:	2100      	movs	r1, #0
 80059d2:	2204      	movs	r2, #4
 80059d4:	f102 0514 	add.w	r5, r2, #20
 80059d8:	429d      	cmp	r5, r3
 80059da:	d91f      	bls.n	8005a1c <_dtoa_r+0x2a4>
 80059dc:	6041      	str	r1, [r0, #4]
 80059de:	4658      	mov	r0, fp
 80059e0:	f001 fbd4 	bl	800718c <_Balloc>
 80059e4:	4682      	mov	sl, r0
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d13c      	bne.n	8005a64 <_dtoa_r+0x2ec>
 80059ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005a58 <_dtoa_r+0x2e0>)
 80059ec:	4602      	mov	r2, r0
 80059ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80059f2:	e6d8      	b.n	80057a6 <_dtoa_r+0x2e>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e7e0      	b.n	80059ba <_dtoa_r+0x242>
 80059f8:	2401      	movs	r4, #1
 80059fa:	2300      	movs	r3, #0
 80059fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80059fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005a00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	9307      	str	r3, [sp, #28]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2312      	movs	r3, #18
 8005a0c:	e7d0      	b.n	80059b0 <_dtoa_r+0x238>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a12:	e7f5      	b.n	8005a00 <_dtoa_r+0x288>
 8005a14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	9307      	str	r3, [sp, #28]
 8005a1a:	e7d7      	b.n	80059cc <_dtoa_r+0x254>
 8005a1c:	3101      	adds	r1, #1
 8005a1e:	0052      	lsls	r2, r2, #1
 8005a20:	e7d8      	b.n	80059d4 <_dtoa_r+0x25c>
 8005a22:	bf00      	nop
 8005a24:	f3af 8000 	nop.w
 8005a28:	636f4361 	.word	0x636f4361
 8005a2c:	3fd287a7 	.word	0x3fd287a7
 8005a30:	8b60c8b3 	.word	0x8b60c8b3
 8005a34:	3fc68a28 	.word	0x3fc68a28
 8005a38:	509f79fb 	.word	0x509f79fb
 8005a3c:	3fd34413 	.word	0x3fd34413
 8005a40:	080082be 	.word	0x080082be
 8005a44:	080082d5 	.word	0x080082d5
 8005a48:	7ff00000 	.word	0x7ff00000
 8005a4c:	08008127 	.word	0x08008127
 8005a50:	3ff80000 	.word	0x3ff80000
 8005a54:	08008440 	.word	0x08008440
 8005a58:	0800832d 	.word	0x0800832d
 8005a5c:	080082ba 	.word	0x080082ba
 8005a60:	08008126 	.word	0x08008126
 8005a64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005a68:	6018      	str	r0, [r3, #0]
 8005a6a:	9b07      	ldr	r3, [sp, #28]
 8005a6c:	2b0e      	cmp	r3, #14
 8005a6e:	f200 80a4 	bhi.w	8005bba <_dtoa_r+0x442>
 8005a72:	2c00      	cmp	r4, #0
 8005a74:	f000 80a1 	beq.w	8005bba <_dtoa_r+0x442>
 8005a78:	2f00      	cmp	r7, #0
 8005a7a:	dd33      	ble.n	8005ae4 <_dtoa_r+0x36c>
 8005a7c:	4bad      	ldr	r3, [pc, #692]	@ (8005d34 <_dtoa_r+0x5bc>)
 8005a7e:	f007 020f 	and.w	r2, r7, #15
 8005a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a86:	ed93 7b00 	vldr	d7, [r3]
 8005a8a:	05f8      	lsls	r0, r7, #23
 8005a8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005a90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a94:	d516      	bpl.n	8005ac4 <_dtoa_r+0x34c>
 8005a96:	4ba8      	ldr	r3, [pc, #672]	@ (8005d38 <_dtoa_r+0x5c0>)
 8005a98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005aa0:	f7fa fedc 	bl	800085c <__aeabi_ddiv>
 8005aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005aa8:	f004 040f 	and.w	r4, r4, #15
 8005aac:	2603      	movs	r6, #3
 8005aae:	4da2      	ldr	r5, [pc, #648]	@ (8005d38 <_dtoa_r+0x5c0>)
 8005ab0:	b954      	cbnz	r4, 8005ac8 <_dtoa_r+0x350>
 8005ab2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aba:	f7fa fecf 	bl	800085c <__aeabi_ddiv>
 8005abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ac2:	e028      	b.n	8005b16 <_dtoa_r+0x39e>
 8005ac4:	2602      	movs	r6, #2
 8005ac6:	e7f2      	b.n	8005aae <_dtoa_r+0x336>
 8005ac8:	07e1      	lsls	r1, r4, #31
 8005aca:	d508      	bpl.n	8005ade <_dtoa_r+0x366>
 8005acc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ad0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ad4:	f7fa fd98 	bl	8000608 <__aeabi_dmul>
 8005ad8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005adc:	3601      	adds	r6, #1
 8005ade:	1064      	asrs	r4, r4, #1
 8005ae0:	3508      	adds	r5, #8
 8005ae2:	e7e5      	b.n	8005ab0 <_dtoa_r+0x338>
 8005ae4:	f000 80d2 	beq.w	8005c8c <_dtoa_r+0x514>
 8005ae8:	427c      	negs	r4, r7
 8005aea:	4b92      	ldr	r3, [pc, #584]	@ (8005d34 <_dtoa_r+0x5bc>)
 8005aec:	4d92      	ldr	r5, [pc, #584]	@ (8005d38 <_dtoa_r+0x5c0>)
 8005aee:	f004 020f 	and.w	r2, r4, #15
 8005af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005afe:	f7fa fd83 	bl	8000608 <__aeabi_dmul>
 8005b02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b06:	1124      	asrs	r4, r4, #4
 8005b08:	2300      	movs	r3, #0
 8005b0a:	2602      	movs	r6, #2
 8005b0c:	2c00      	cmp	r4, #0
 8005b0e:	f040 80b2 	bne.w	8005c76 <_dtoa_r+0x4fe>
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1d3      	bne.n	8005abe <_dtoa_r+0x346>
 8005b16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005b18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 80b7 	beq.w	8005c90 <_dtoa_r+0x518>
 8005b22:	4b86      	ldr	r3, [pc, #536]	@ (8005d3c <_dtoa_r+0x5c4>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	4620      	mov	r0, r4
 8005b28:	4629      	mov	r1, r5
 8005b2a:	f7fa ffdf 	bl	8000aec <__aeabi_dcmplt>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f000 80ae 	beq.w	8005c90 <_dtoa_r+0x518>
 8005b34:	9b07      	ldr	r3, [sp, #28]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 80aa 	beq.w	8005c90 <_dtoa_r+0x518>
 8005b3c:	9b00      	ldr	r3, [sp, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	dd37      	ble.n	8005bb2 <_dtoa_r+0x43a>
 8005b42:	1e7b      	subs	r3, r7, #1
 8005b44:	9304      	str	r3, [sp, #16]
 8005b46:	4620      	mov	r0, r4
 8005b48:	4b7d      	ldr	r3, [pc, #500]	@ (8005d40 <_dtoa_r+0x5c8>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	4629      	mov	r1, r5
 8005b4e:	f7fa fd5b 	bl	8000608 <__aeabi_dmul>
 8005b52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b56:	9c00      	ldr	r4, [sp, #0]
 8005b58:	3601      	adds	r6, #1
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7fa fcea 	bl	8000534 <__aeabi_i2d>
 8005b60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b64:	f7fa fd50 	bl	8000608 <__aeabi_dmul>
 8005b68:	4b76      	ldr	r3, [pc, #472]	@ (8005d44 <_dtoa_r+0x5cc>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f7fa fb96 	bl	800029c <__adddf3>
 8005b70:	4605      	mov	r5, r0
 8005b72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b76:	2c00      	cmp	r4, #0
 8005b78:	f040 808d 	bne.w	8005c96 <_dtoa_r+0x51e>
 8005b7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b80:	4b71      	ldr	r3, [pc, #452]	@ (8005d48 <_dtoa_r+0x5d0>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	f7fa fb88 	bl	8000298 <__aeabi_dsub>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b90:	462a      	mov	r2, r5
 8005b92:	4633      	mov	r3, r6
 8005b94:	f7fa ffc8 	bl	8000b28 <__aeabi_dcmpgt>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	f040 828b 	bne.w	80060b4 <_dtoa_r+0x93c>
 8005b9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba2:	462a      	mov	r2, r5
 8005ba4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ba8:	f7fa ffa0 	bl	8000aec <__aeabi_dcmplt>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	f040 8128 	bne.w	8005e02 <_dtoa_r+0x68a>
 8005bb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005bb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005bba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f2c0 815a 	blt.w	8005e76 <_dtoa_r+0x6fe>
 8005bc2:	2f0e      	cmp	r7, #14
 8005bc4:	f300 8157 	bgt.w	8005e76 <_dtoa_r+0x6fe>
 8005bc8:	4b5a      	ldr	r3, [pc, #360]	@ (8005d34 <_dtoa_r+0x5bc>)
 8005bca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005bce:	ed93 7b00 	vldr	d7, [r3]
 8005bd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	ed8d 7b00 	vstr	d7, [sp]
 8005bda:	da03      	bge.n	8005be4 <_dtoa_r+0x46c>
 8005bdc:	9b07      	ldr	r3, [sp, #28]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f340 8101 	ble.w	8005de6 <_dtoa_r+0x66e>
 8005be4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005be8:	4656      	mov	r6, sl
 8005bea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	f7fa fe33 	bl	800085c <__aeabi_ddiv>
 8005bf6:	f7fa ffb7 	bl	8000b68 <__aeabi_d2iz>
 8005bfa:	4680      	mov	r8, r0
 8005bfc:	f7fa fc9a 	bl	8000534 <__aeabi_i2d>
 8005c00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c04:	f7fa fd00 	bl	8000608 <__aeabi_dmul>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	4629      	mov	r1, r5
 8005c10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005c14:	f7fa fb40 	bl	8000298 <__aeabi_dsub>
 8005c18:	f806 4b01 	strb.w	r4, [r6], #1
 8005c1c:	9d07      	ldr	r5, [sp, #28]
 8005c1e:	eba6 040a 	sub.w	r4, r6, sl
 8005c22:	42a5      	cmp	r5, r4
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	f040 8117 	bne.w	8005e5a <_dtoa_r+0x6e2>
 8005c2c:	f7fa fb36 	bl	800029c <__adddf3>
 8005c30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c34:	4604      	mov	r4, r0
 8005c36:	460d      	mov	r5, r1
 8005c38:	f7fa ff76 	bl	8000b28 <__aeabi_dcmpgt>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	f040 80f9 	bne.w	8005e34 <_dtoa_r+0x6bc>
 8005c42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c46:	4620      	mov	r0, r4
 8005c48:	4629      	mov	r1, r5
 8005c4a:	f7fa ff45 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c4e:	b118      	cbz	r0, 8005c58 <_dtoa_r+0x4e0>
 8005c50:	f018 0f01 	tst.w	r8, #1
 8005c54:	f040 80ee 	bne.w	8005e34 <_dtoa_r+0x6bc>
 8005c58:	4649      	mov	r1, r9
 8005c5a:	4658      	mov	r0, fp
 8005c5c:	f001 fad6 	bl	800720c <_Bfree>
 8005c60:	2300      	movs	r3, #0
 8005c62:	7033      	strb	r3, [r6, #0]
 8005c64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005c66:	3701      	adds	r7, #1
 8005c68:	601f      	str	r7, [r3, #0]
 8005c6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 831d 	beq.w	80062ac <_dtoa_r+0xb34>
 8005c72:	601e      	str	r6, [r3, #0]
 8005c74:	e31a      	b.n	80062ac <_dtoa_r+0xb34>
 8005c76:	07e2      	lsls	r2, r4, #31
 8005c78:	d505      	bpl.n	8005c86 <_dtoa_r+0x50e>
 8005c7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c7e:	f7fa fcc3 	bl	8000608 <__aeabi_dmul>
 8005c82:	3601      	adds	r6, #1
 8005c84:	2301      	movs	r3, #1
 8005c86:	1064      	asrs	r4, r4, #1
 8005c88:	3508      	adds	r5, #8
 8005c8a:	e73f      	b.n	8005b0c <_dtoa_r+0x394>
 8005c8c:	2602      	movs	r6, #2
 8005c8e:	e742      	b.n	8005b16 <_dtoa_r+0x39e>
 8005c90:	9c07      	ldr	r4, [sp, #28]
 8005c92:	9704      	str	r7, [sp, #16]
 8005c94:	e761      	b.n	8005b5a <_dtoa_r+0x3e2>
 8005c96:	4b27      	ldr	r3, [pc, #156]	@ (8005d34 <_dtoa_r+0x5bc>)
 8005c98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ca2:	4454      	add	r4, sl
 8005ca4:	2900      	cmp	r1, #0
 8005ca6:	d053      	beq.n	8005d50 <_dtoa_r+0x5d8>
 8005ca8:	4928      	ldr	r1, [pc, #160]	@ (8005d4c <_dtoa_r+0x5d4>)
 8005caa:	2000      	movs	r0, #0
 8005cac:	f7fa fdd6 	bl	800085c <__aeabi_ddiv>
 8005cb0:	4633      	mov	r3, r6
 8005cb2:	462a      	mov	r2, r5
 8005cb4:	f7fa faf0 	bl	8000298 <__aeabi_dsub>
 8005cb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cbc:	4656      	mov	r6, sl
 8005cbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cc2:	f7fa ff51 	bl	8000b68 <__aeabi_d2iz>
 8005cc6:	4605      	mov	r5, r0
 8005cc8:	f7fa fc34 	bl	8000534 <__aeabi_i2d>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cd4:	f7fa fae0 	bl	8000298 <__aeabi_dsub>
 8005cd8:	3530      	adds	r5, #48	@ 0x30
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ce2:	f806 5b01 	strb.w	r5, [r6], #1
 8005ce6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cea:	f7fa feff 	bl	8000aec <__aeabi_dcmplt>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d171      	bne.n	8005dd6 <_dtoa_r+0x65e>
 8005cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cf6:	4911      	ldr	r1, [pc, #68]	@ (8005d3c <_dtoa_r+0x5c4>)
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	f7fa facd 	bl	8000298 <__aeabi_dsub>
 8005cfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d02:	f7fa fef3 	bl	8000aec <__aeabi_dcmplt>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f040 8095 	bne.w	8005e36 <_dtoa_r+0x6be>
 8005d0c:	42a6      	cmp	r6, r4
 8005d0e:	f43f af50 	beq.w	8005bb2 <_dtoa_r+0x43a>
 8005d12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d16:	4b0a      	ldr	r3, [pc, #40]	@ (8005d40 <_dtoa_r+0x5c8>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f7fa fc75 	bl	8000608 <__aeabi_dmul>
 8005d1e:	4b08      	ldr	r3, [pc, #32]	@ (8005d40 <_dtoa_r+0x5c8>)
 8005d20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d24:	2200      	movs	r2, #0
 8005d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d2a:	f7fa fc6d 	bl	8000608 <__aeabi_dmul>
 8005d2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d32:	e7c4      	b.n	8005cbe <_dtoa_r+0x546>
 8005d34:	08008440 	.word	0x08008440
 8005d38:	08008418 	.word	0x08008418
 8005d3c:	3ff00000 	.word	0x3ff00000
 8005d40:	40240000 	.word	0x40240000
 8005d44:	401c0000 	.word	0x401c0000
 8005d48:	40140000 	.word	0x40140000
 8005d4c:	3fe00000 	.word	0x3fe00000
 8005d50:	4631      	mov	r1, r6
 8005d52:	4628      	mov	r0, r5
 8005d54:	f7fa fc58 	bl	8000608 <__aeabi_dmul>
 8005d58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d5c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005d5e:	4656      	mov	r6, sl
 8005d60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d64:	f7fa ff00 	bl	8000b68 <__aeabi_d2iz>
 8005d68:	4605      	mov	r5, r0
 8005d6a:	f7fa fbe3 	bl	8000534 <__aeabi_i2d>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	460b      	mov	r3, r1
 8005d72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d76:	f7fa fa8f 	bl	8000298 <__aeabi_dsub>
 8005d7a:	3530      	adds	r5, #48	@ 0x30
 8005d7c:	f806 5b01 	strb.w	r5, [r6], #1
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	42a6      	cmp	r6, r4
 8005d86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d8a:	f04f 0200 	mov.w	r2, #0
 8005d8e:	d124      	bne.n	8005dda <_dtoa_r+0x662>
 8005d90:	4bac      	ldr	r3, [pc, #688]	@ (8006044 <_dtoa_r+0x8cc>)
 8005d92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d96:	f7fa fa81 	bl	800029c <__adddf3>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005da2:	f7fa fec1 	bl	8000b28 <__aeabi_dcmpgt>
 8005da6:	2800      	cmp	r0, #0
 8005da8:	d145      	bne.n	8005e36 <_dtoa_r+0x6be>
 8005daa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005dae:	49a5      	ldr	r1, [pc, #660]	@ (8006044 <_dtoa_r+0x8cc>)
 8005db0:	2000      	movs	r0, #0
 8005db2:	f7fa fa71 	bl	8000298 <__aeabi_dsub>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dbe:	f7fa fe95 	bl	8000aec <__aeabi_dcmplt>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	f43f aef5 	beq.w	8005bb2 <_dtoa_r+0x43a>
 8005dc8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005dca:	1e73      	subs	r3, r6, #1
 8005dcc:	9315      	str	r3, [sp, #84]	@ 0x54
 8005dce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005dd2:	2b30      	cmp	r3, #48	@ 0x30
 8005dd4:	d0f8      	beq.n	8005dc8 <_dtoa_r+0x650>
 8005dd6:	9f04      	ldr	r7, [sp, #16]
 8005dd8:	e73e      	b.n	8005c58 <_dtoa_r+0x4e0>
 8005dda:	4b9b      	ldr	r3, [pc, #620]	@ (8006048 <_dtoa_r+0x8d0>)
 8005ddc:	f7fa fc14 	bl	8000608 <__aeabi_dmul>
 8005de0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005de4:	e7bc      	b.n	8005d60 <_dtoa_r+0x5e8>
 8005de6:	d10c      	bne.n	8005e02 <_dtoa_r+0x68a>
 8005de8:	4b98      	ldr	r3, [pc, #608]	@ (800604c <_dtoa_r+0x8d4>)
 8005dea:	2200      	movs	r2, #0
 8005dec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005df0:	f7fa fc0a 	bl	8000608 <__aeabi_dmul>
 8005df4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005df8:	f7fa fe8c 	bl	8000b14 <__aeabi_dcmpge>
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	f000 8157 	beq.w	80060b0 <_dtoa_r+0x938>
 8005e02:	2400      	movs	r4, #0
 8005e04:	4625      	mov	r5, r4
 8005e06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	9304      	str	r3, [sp, #16]
 8005e0c:	4656      	mov	r6, sl
 8005e0e:	2700      	movs	r7, #0
 8005e10:	4621      	mov	r1, r4
 8005e12:	4658      	mov	r0, fp
 8005e14:	f001 f9fa 	bl	800720c <_Bfree>
 8005e18:	2d00      	cmp	r5, #0
 8005e1a:	d0dc      	beq.n	8005dd6 <_dtoa_r+0x65e>
 8005e1c:	b12f      	cbz	r7, 8005e2a <_dtoa_r+0x6b2>
 8005e1e:	42af      	cmp	r7, r5
 8005e20:	d003      	beq.n	8005e2a <_dtoa_r+0x6b2>
 8005e22:	4639      	mov	r1, r7
 8005e24:	4658      	mov	r0, fp
 8005e26:	f001 f9f1 	bl	800720c <_Bfree>
 8005e2a:	4629      	mov	r1, r5
 8005e2c:	4658      	mov	r0, fp
 8005e2e:	f001 f9ed 	bl	800720c <_Bfree>
 8005e32:	e7d0      	b.n	8005dd6 <_dtoa_r+0x65e>
 8005e34:	9704      	str	r7, [sp, #16]
 8005e36:	4633      	mov	r3, r6
 8005e38:	461e      	mov	r6, r3
 8005e3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e3e:	2a39      	cmp	r2, #57	@ 0x39
 8005e40:	d107      	bne.n	8005e52 <_dtoa_r+0x6da>
 8005e42:	459a      	cmp	sl, r3
 8005e44:	d1f8      	bne.n	8005e38 <_dtoa_r+0x6c0>
 8005e46:	9a04      	ldr	r2, [sp, #16]
 8005e48:	3201      	adds	r2, #1
 8005e4a:	9204      	str	r2, [sp, #16]
 8005e4c:	2230      	movs	r2, #48	@ 0x30
 8005e4e:	f88a 2000 	strb.w	r2, [sl]
 8005e52:	781a      	ldrb	r2, [r3, #0]
 8005e54:	3201      	adds	r2, #1
 8005e56:	701a      	strb	r2, [r3, #0]
 8005e58:	e7bd      	b.n	8005dd6 <_dtoa_r+0x65e>
 8005e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8006048 <_dtoa_r+0x8d0>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f7fa fbd3 	bl	8000608 <__aeabi_dmul>
 8005e62:	2200      	movs	r2, #0
 8005e64:	2300      	movs	r3, #0
 8005e66:	4604      	mov	r4, r0
 8005e68:	460d      	mov	r5, r1
 8005e6a:	f7fa fe35 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f43f aebb 	beq.w	8005bea <_dtoa_r+0x472>
 8005e74:	e6f0      	b.n	8005c58 <_dtoa_r+0x4e0>
 8005e76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005e78:	2a00      	cmp	r2, #0
 8005e7a:	f000 80db 	beq.w	8006034 <_dtoa_r+0x8bc>
 8005e7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e80:	2a01      	cmp	r2, #1
 8005e82:	f300 80bf 	bgt.w	8006004 <_dtoa_r+0x88c>
 8005e86:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005e88:	2a00      	cmp	r2, #0
 8005e8a:	f000 80b7 	beq.w	8005ffc <_dtoa_r+0x884>
 8005e8e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e92:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e94:	4646      	mov	r6, r8
 8005e96:	9a08      	ldr	r2, [sp, #32]
 8005e98:	2101      	movs	r1, #1
 8005e9a:	441a      	add	r2, r3
 8005e9c:	4658      	mov	r0, fp
 8005e9e:	4498      	add	r8, r3
 8005ea0:	9208      	str	r2, [sp, #32]
 8005ea2:	f001 fab1 	bl	8007408 <__i2b>
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	b15e      	cbz	r6, 8005ec2 <_dtoa_r+0x74a>
 8005eaa:	9b08      	ldr	r3, [sp, #32]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	dd08      	ble.n	8005ec2 <_dtoa_r+0x74a>
 8005eb0:	42b3      	cmp	r3, r6
 8005eb2:	9a08      	ldr	r2, [sp, #32]
 8005eb4:	bfa8      	it	ge
 8005eb6:	4633      	movge	r3, r6
 8005eb8:	eba8 0803 	sub.w	r8, r8, r3
 8005ebc:	1af6      	subs	r6, r6, r3
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	9308      	str	r3, [sp, #32]
 8005ec2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ec4:	b1f3      	cbz	r3, 8005f04 <_dtoa_r+0x78c>
 8005ec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 80b7 	beq.w	800603c <_dtoa_r+0x8c4>
 8005ece:	b18c      	cbz	r4, 8005ef4 <_dtoa_r+0x77c>
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4622      	mov	r2, r4
 8005ed4:	4658      	mov	r0, fp
 8005ed6:	f001 fb57 	bl	8007588 <__pow5mult>
 8005eda:	464a      	mov	r2, r9
 8005edc:	4601      	mov	r1, r0
 8005ede:	4605      	mov	r5, r0
 8005ee0:	4658      	mov	r0, fp
 8005ee2:	f001 faa7 	bl	8007434 <__multiply>
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	9004      	str	r0, [sp, #16]
 8005eea:	4658      	mov	r0, fp
 8005eec:	f001 f98e 	bl	800720c <_Bfree>
 8005ef0:	9b04      	ldr	r3, [sp, #16]
 8005ef2:	4699      	mov	r9, r3
 8005ef4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ef6:	1b1a      	subs	r2, r3, r4
 8005ef8:	d004      	beq.n	8005f04 <_dtoa_r+0x78c>
 8005efa:	4649      	mov	r1, r9
 8005efc:	4658      	mov	r0, fp
 8005efe:	f001 fb43 	bl	8007588 <__pow5mult>
 8005f02:	4681      	mov	r9, r0
 8005f04:	2101      	movs	r1, #1
 8005f06:	4658      	mov	r0, fp
 8005f08:	f001 fa7e 	bl	8007408 <__i2b>
 8005f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f0e:	4604      	mov	r4, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 81cf 	beq.w	80062b4 <_dtoa_r+0xb3c>
 8005f16:	461a      	mov	r2, r3
 8005f18:	4601      	mov	r1, r0
 8005f1a:	4658      	mov	r0, fp
 8005f1c:	f001 fb34 	bl	8007588 <__pow5mult>
 8005f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	4604      	mov	r4, r0
 8005f26:	f300 8095 	bgt.w	8006054 <_dtoa_r+0x8dc>
 8005f2a:	9b02      	ldr	r3, [sp, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f040 8087 	bne.w	8006040 <_dtoa_r+0x8c8>
 8005f32:	9b03      	ldr	r3, [sp, #12]
 8005f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f040 8089 	bne.w	8006050 <_dtoa_r+0x8d8>
 8005f3e:	9b03      	ldr	r3, [sp, #12]
 8005f40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f44:	0d1b      	lsrs	r3, r3, #20
 8005f46:	051b      	lsls	r3, r3, #20
 8005f48:	b12b      	cbz	r3, 8005f56 <_dtoa_r+0x7de>
 8005f4a:	9b08      	ldr	r3, [sp, #32]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	9308      	str	r3, [sp, #32]
 8005f50:	f108 0801 	add.w	r8, r8, #1
 8005f54:	2301      	movs	r3, #1
 8005f56:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f000 81b0 	beq.w	80062c0 <_dtoa_r+0xb48>
 8005f60:	6923      	ldr	r3, [r4, #16]
 8005f62:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f66:	6918      	ldr	r0, [r3, #16]
 8005f68:	f001 fa02 	bl	8007370 <__hi0bits>
 8005f6c:	f1c0 0020 	rsb	r0, r0, #32
 8005f70:	9b08      	ldr	r3, [sp, #32]
 8005f72:	4418      	add	r0, r3
 8005f74:	f010 001f 	ands.w	r0, r0, #31
 8005f78:	d077      	beq.n	800606a <_dtoa_r+0x8f2>
 8005f7a:	f1c0 0320 	rsb	r3, r0, #32
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	dd6b      	ble.n	800605a <_dtoa_r+0x8e2>
 8005f82:	9b08      	ldr	r3, [sp, #32]
 8005f84:	f1c0 001c 	rsb	r0, r0, #28
 8005f88:	4403      	add	r3, r0
 8005f8a:	4480      	add	r8, r0
 8005f8c:	4406      	add	r6, r0
 8005f8e:	9308      	str	r3, [sp, #32]
 8005f90:	f1b8 0f00 	cmp.w	r8, #0
 8005f94:	dd05      	ble.n	8005fa2 <_dtoa_r+0x82a>
 8005f96:	4649      	mov	r1, r9
 8005f98:	4642      	mov	r2, r8
 8005f9a:	4658      	mov	r0, fp
 8005f9c:	f001 fb4e 	bl	800763c <__lshift>
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	9b08      	ldr	r3, [sp, #32]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	dd05      	ble.n	8005fb4 <_dtoa_r+0x83c>
 8005fa8:	4621      	mov	r1, r4
 8005faa:	461a      	mov	r2, r3
 8005fac:	4658      	mov	r0, fp
 8005fae:	f001 fb45 	bl	800763c <__lshift>
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d059      	beq.n	800606e <_dtoa_r+0x8f6>
 8005fba:	4621      	mov	r1, r4
 8005fbc:	4648      	mov	r0, r9
 8005fbe:	f001 fba9 	bl	8007714 <__mcmp>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	da53      	bge.n	800606e <_dtoa_r+0x8f6>
 8005fc6:	1e7b      	subs	r3, r7, #1
 8005fc8:	9304      	str	r3, [sp, #16]
 8005fca:	4649      	mov	r1, r9
 8005fcc:	2300      	movs	r3, #0
 8005fce:	220a      	movs	r2, #10
 8005fd0:	4658      	mov	r0, fp
 8005fd2:	f001 f93d 	bl	8007250 <__multadd>
 8005fd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fd8:	4681      	mov	r9, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	f000 8172 	beq.w	80062c4 <_dtoa_r+0xb4c>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	220a      	movs	r2, #10
 8005fe6:	4658      	mov	r0, fp
 8005fe8:	f001 f932 	bl	8007250 <__multadd>
 8005fec:	9b00      	ldr	r3, [sp, #0]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	dc67      	bgt.n	80060c4 <_dtoa_r+0x94c>
 8005ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	dc41      	bgt.n	800607e <_dtoa_r+0x906>
 8005ffa:	e063      	b.n	80060c4 <_dtoa_r+0x94c>
 8005ffc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ffe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006002:	e746      	b.n	8005e92 <_dtoa_r+0x71a>
 8006004:	9b07      	ldr	r3, [sp, #28]
 8006006:	1e5c      	subs	r4, r3, #1
 8006008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800600a:	42a3      	cmp	r3, r4
 800600c:	bfbf      	itttt	lt
 800600e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006010:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006012:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006014:	1ae3      	sublt	r3, r4, r3
 8006016:	bfb4      	ite	lt
 8006018:	18d2      	addlt	r2, r2, r3
 800601a:	1b1c      	subge	r4, r3, r4
 800601c:	9b07      	ldr	r3, [sp, #28]
 800601e:	bfbc      	itt	lt
 8006020:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006022:	2400      	movlt	r4, #0
 8006024:	2b00      	cmp	r3, #0
 8006026:	bfb5      	itete	lt
 8006028:	eba8 0603 	sublt.w	r6, r8, r3
 800602c:	9b07      	ldrge	r3, [sp, #28]
 800602e:	2300      	movlt	r3, #0
 8006030:	4646      	movge	r6, r8
 8006032:	e730      	b.n	8005e96 <_dtoa_r+0x71e>
 8006034:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006036:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006038:	4646      	mov	r6, r8
 800603a:	e735      	b.n	8005ea8 <_dtoa_r+0x730>
 800603c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800603e:	e75c      	b.n	8005efa <_dtoa_r+0x782>
 8006040:	2300      	movs	r3, #0
 8006042:	e788      	b.n	8005f56 <_dtoa_r+0x7de>
 8006044:	3fe00000 	.word	0x3fe00000
 8006048:	40240000 	.word	0x40240000
 800604c:	40140000 	.word	0x40140000
 8006050:	9b02      	ldr	r3, [sp, #8]
 8006052:	e780      	b.n	8005f56 <_dtoa_r+0x7de>
 8006054:	2300      	movs	r3, #0
 8006056:	930a      	str	r3, [sp, #40]	@ 0x28
 8006058:	e782      	b.n	8005f60 <_dtoa_r+0x7e8>
 800605a:	d099      	beq.n	8005f90 <_dtoa_r+0x818>
 800605c:	9a08      	ldr	r2, [sp, #32]
 800605e:	331c      	adds	r3, #28
 8006060:	441a      	add	r2, r3
 8006062:	4498      	add	r8, r3
 8006064:	441e      	add	r6, r3
 8006066:	9208      	str	r2, [sp, #32]
 8006068:	e792      	b.n	8005f90 <_dtoa_r+0x818>
 800606a:	4603      	mov	r3, r0
 800606c:	e7f6      	b.n	800605c <_dtoa_r+0x8e4>
 800606e:	9b07      	ldr	r3, [sp, #28]
 8006070:	9704      	str	r7, [sp, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	dc20      	bgt.n	80060b8 <_dtoa_r+0x940>
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800607a:	2b02      	cmp	r3, #2
 800607c:	dd1e      	ble.n	80060bc <_dtoa_r+0x944>
 800607e:	9b00      	ldr	r3, [sp, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	f47f aec0 	bne.w	8005e06 <_dtoa_r+0x68e>
 8006086:	4621      	mov	r1, r4
 8006088:	2205      	movs	r2, #5
 800608a:	4658      	mov	r0, fp
 800608c:	f001 f8e0 	bl	8007250 <__multadd>
 8006090:	4601      	mov	r1, r0
 8006092:	4604      	mov	r4, r0
 8006094:	4648      	mov	r0, r9
 8006096:	f001 fb3d 	bl	8007714 <__mcmp>
 800609a:	2800      	cmp	r0, #0
 800609c:	f77f aeb3 	ble.w	8005e06 <_dtoa_r+0x68e>
 80060a0:	4656      	mov	r6, sl
 80060a2:	2331      	movs	r3, #49	@ 0x31
 80060a4:	f806 3b01 	strb.w	r3, [r6], #1
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	3301      	adds	r3, #1
 80060ac:	9304      	str	r3, [sp, #16]
 80060ae:	e6ae      	b.n	8005e0e <_dtoa_r+0x696>
 80060b0:	9c07      	ldr	r4, [sp, #28]
 80060b2:	9704      	str	r7, [sp, #16]
 80060b4:	4625      	mov	r5, r4
 80060b6:	e7f3      	b.n	80060a0 <_dtoa_r+0x928>
 80060b8:	9b07      	ldr	r3, [sp, #28]
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f000 8104 	beq.w	80062cc <_dtoa_r+0xb54>
 80060c4:	2e00      	cmp	r6, #0
 80060c6:	dd05      	ble.n	80060d4 <_dtoa_r+0x95c>
 80060c8:	4629      	mov	r1, r5
 80060ca:	4632      	mov	r2, r6
 80060cc:	4658      	mov	r0, fp
 80060ce:	f001 fab5 	bl	800763c <__lshift>
 80060d2:	4605      	mov	r5, r0
 80060d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d05a      	beq.n	8006190 <_dtoa_r+0xa18>
 80060da:	6869      	ldr	r1, [r5, #4]
 80060dc:	4658      	mov	r0, fp
 80060de:	f001 f855 	bl	800718c <_Balloc>
 80060e2:	4606      	mov	r6, r0
 80060e4:	b928      	cbnz	r0, 80060f2 <_dtoa_r+0x97a>
 80060e6:	4b84      	ldr	r3, [pc, #528]	@ (80062f8 <_dtoa_r+0xb80>)
 80060e8:	4602      	mov	r2, r0
 80060ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060ee:	f7ff bb5a 	b.w	80057a6 <_dtoa_r+0x2e>
 80060f2:	692a      	ldr	r2, [r5, #16]
 80060f4:	3202      	adds	r2, #2
 80060f6:	0092      	lsls	r2, r2, #2
 80060f8:	f105 010c 	add.w	r1, r5, #12
 80060fc:	300c      	adds	r0, #12
 80060fe:	f7ff fa94 	bl	800562a <memcpy>
 8006102:	2201      	movs	r2, #1
 8006104:	4631      	mov	r1, r6
 8006106:	4658      	mov	r0, fp
 8006108:	f001 fa98 	bl	800763c <__lshift>
 800610c:	f10a 0301 	add.w	r3, sl, #1
 8006110:	9307      	str	r3, [sp, #28]
 8006112:	9b00      	ldr	r3, [sp, #0]
 8006114:	4453      	add	r3, sl
 8006116:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006118:	9b02      	ldr	r3, [sp, #8]
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	462f      	mov	r7, r5
 8006120:	930a      	str	r3, [sp, #40]	@ 0x28
 8006122:	4605      	mov	r5, r0
 8006124:	9b07      	ldr	r3, [sp, #28]
 8006126:	4621      	mov	r1, r4
 8006128:	3b01      	subs	r3, #1
 800612a:	4648      	mov	r0, r9
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	f7ff fa99 	bl	8005664 <quorem>
 8006132:	4639      	mov	r1, r7
 8006134:	9002      	str	r0, [sp, #8]
 8006136:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800613a:	4648      	mov	r0, r9
 800613c:	f001 faea 	bl	8007714 <__mcmp>
 8006140:	462a      	mov	r2, r5
 8006142:	9008      	str	r0, [sp, #32]
 8006144:	4621      	mov	r1, r4
 8006146:	4658      	mov	r0, fp
 8006148:	f001 fb00 	bl	800774c <__mdiff>
 800614c:	68c2      	ldr	r2, [r0, #12]
 800614e:	4606      	mov	r6, r0
 8006150:	bb02      	cbnz	r2, 8006194 <_dtoa_r+0xa1c>
 8006152:	4601      	mov	r1, r0
 8006154:	4648      	mov	r0, r9
 8006156:	f001 fadd 	bl	8007714 <__mcmp>
 800615a:	4602      	mov	r2, r0
 800615c:	4631      	mov	r1, r6
 800615e:	4658      	mov	r0, fp
 8006160:	920e      	str	r2, [sp, #56]	@ 0x38
 8006162:	f001 f853 	bl	800720c <_Bfree>
 8006166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006168:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800616a:	9e07      	ldr	r6, [sp, #28]
 800616c:	ea43 0102 	orr.w	r1, r3, r2
 8006170:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006172:	4319      	orrs	r1, r3
 8006174:	d110      	bne.n	8006198 <_dtoa_r+0xa20>
 8006176:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800617a:	d029      	beq.n	80061d0 <_dtoa_r+0xa58>
 800617c:	9b08      	ldr	r3, [sp, #32]
 800617e:	2b00      	cmp	r3, #0
 8006180:	dd02      	ble.n	8006188 <_dtoa_r+0xa10>
 8006182:	9b02      	ldr	r3, [sp, #8]
 8006184:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006188:	9b00      	ldr	r3, [sp, #0]
 800618a:	f883 8000 	strb.w	r8, [r3]
 800618e:	e63f      	b.n	8005e10 <_dtoa_r+0x698>
 8006190:	4628      	mov	r0, r5
 8006192:	e7bb      	b.n	800610c <_dtoa_r+0x994>
 8006194:	2201      	movs	r2, #1
 8006196:	e7e1      	b.n	800615c <_dtoa_r+0x9e4>
 8006198:	9b08      	ldr	r3, [sp, #32]
 800619a:	2b00      	cmp	r3, #0
 800619c:	db04      	blt.n	80061a8 <_dtoa_r+0xa30>
 800619e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80061a0:	430b      	orrs	r3, r1
 80061a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061a4:	430b      	orrs	r3, r1
 80061a6:	d120      	bne.n	80061ea <_dtoa_r+0xa72>
 80061a8:	2a00      	cmp	r2, #0
 80061aa:	dded      	ble.n	8006188 <_dtoa_r+0xa10>
 80061ac:	4649      	mov	r1, r9
 80061ae:	2201      	movs	r2, #1
 80061b0:	4658      	mov	r0, fp
 80061b2:	f001 fa43 	bl	800763c <__lshift>
 80061b6:	4621      	mov	r1, r4
 80061b8:	4681      	mov	r9, r0
 80061ba:	f001 faab 	bl	8007714 <__mcmp>
 80061be:	2800      	cmp	r0, #0
 80061c0:	dc03      	bgt.n	80061ca <_dtoa_r+0xa52>
 80061c2:	d1e1      	bne.n	8006188 <_dtoa_r+0xa10>
 80061c4:	f018 0f01 	tst.w	r8, #1
 80061c8:	d0de      	beq.n	8006188 <_dtoa_r+0xa10>
 80061ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80061ce:	d1d8      	bne.n	8006182 <_dtoa_r+0xa0a>
 80061d0:	9a00      	ldr	r2, [sp, #0]
 80061d2:	2339      	movs	r3, #57	@ 0x39
 80061d4:	7013      	strb	r3, [r2, #0]
 80061d6:	4633      	mov	r3, r6
 80061d8:	461e      	mov	r6, r3
 80061da:	3b01      	subs	r3, #1
 80061dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061e0:	2a39      	cmp	r2, #57	@ 0x39
 80061e2:	d052      	beq.n	800628a <_dtoa_r+0xb12>
 80061e4:	3201      	adds	r2, #1
 80061e6:	701a      	strb	r2, [r3, #0]
 80061e8:	e612      	b.n	8005e10 <_dtoa_r+0x698>
 80061ea:	2a00      	cmp	r2, #0
 80061ec:	dd07      	ble.n	80061fe <_dtoa_r+0xa86>
 80061ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80061f2:	d0ed      	beq.n	80061d0 <_dtoa_r+0xa58>
 80061f4:	9a00      	ldr	r2, [sp, #0]
 80061f6:	f108 0301 	add.w	r3, r8, #1
 80061fa:	7013      	strb	r3, [r2, #0]
 80061fc:	e608      	b.n	8005e10 <_dtoa_r+0x698>
 80061fe:	9b07      	ldr	r3, [sp, #28]
 8006200:	9a07      	ldr	r2, [sp, #28]
 8006202:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006208:	4293      	cmp	r3, r2
 800620a:	d028      	beq.n	800625e <_dtoa_r+0xae6>
 800620c:	4649      	mov	r1, r9
 800620e:	2300      	movs	r3, #0
 8006210:	220a      	movs	r2, #10
 8006212:	4658      	mov	r0, fp
 8006214:	f001 f81c 	bl	8007250 <__multadd>
 8006218:	42af      	cmp	r7, r5
 800621a:	4681      	mov	r9, r0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	f04f 020a 	mov.w	r2, #10
 8006224:	4639      	mov	r1, r7
 8006226:	4658      	mov	r0, fp
 8006228:	d107      	bne.n	800623a <_dtoa_r+0xac2>
 800622a:	f001 f811 	bl	8007250 <__multadd>
 800622e:	4607      	mov	r7, r0
 8006230:	4605      	mov	r5, r0
 8006232:	9b07      	ldr	r3, [sp, #28]
 8006234:	3301      	adds	r3, #1
 8006236:	9307      	str	r3, [sp, #28]
 8006238:	e774      	b.n	8006124 <_dtoa_r+0x9ac>
 800623a:	f001 f809 	bl	8007250 <__multadd>
 800623e:	4629      	mov	r1, r5
 8006240:	4607      	mov	r7, r0
 8006242:	2300      	movs	r3, #0
 8006244:	220a      	movs	r2, #10
 8006246:	4658      	mov	r0, fp
 8006248:	f001 f802 	bl	8007250 <__multadd>
 800624c:	4605      	mov	r5, r0
 800624e:	e7f0      	b.n	8006232 <_dtoa_r+0xaba>
 8006250:	9b00      	ldr	r3, [sp, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	bfcc      	ite	gt
 8006256:	461e      	movgt	r6, r3
 8006258:	2601      	movle	r6, #1
 800625a:	4456      	add	r6, sl
 800625c:	2700      	movs	r7, #0
 800625e:	4649      	mov	r1, r9
 8006260:	2201      	movs	r2, #1
 8006262:	4658      	mov	r0, fp
 8006264:	f001 f9ea 	bl	800763c <__lshift>
 8006268:	4621      	mov	r1, r4
 800626a:	4681      	mov	r9, r0
 800626c:	f001 fa52 	bl	8007714 <__mcmp>
 8006270:	2800      	cmp	r0, #0
 8006272:	dcb0      	bgt.n	80061d6 <_dtoa_r+0xa5e>
 8006274:	d102      	bne.n	800627c <_dtoa_r+0xb04>
 8006276:	f018 0f01 	tst.w	r8, #1
 800627a:	d1ac      	bne.n	80061d6 <_dtoa_r+0xa5e>
 800627c:	4633      	mov	r3, r6
 800627e:	461e      	mov	r6, r3
 8006280:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006284:	2a30      	cmp	r2, #48	@ 0x30
 8006286:	d0fa      	beq.n	800627e <_dtoa_r+0xb06>
 8006288:	e5c2      	b.n	8005e10 <_dtoa_r+0x698>
 800628a:	459a      	cmp	sl, r3
 800628c:	d1a4      	bne.n	80061d8 <_dtoa_r+0xa60>
 800628e:	9b04      	ldr	r3, [sp, #16]
 8006290:	3301      	adds	r3, #1
 8006292:	9304      	str	r3, [sp, #16]
 8006294:	2331      	movs	r3, #49	@ 0x31
 8006296:	f88a 3000 	strb.w	r3, [sl]
 800629a:	e5b9      	b.n	8005e10 <_dtoa_r+0x698>
 800629c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800629e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80062fc <_dtoa_r+0xb84>
 80062a2:	b11b      	cbz	r3, 80062ac <_dtoa_r+0xb34>
 80062a4:	f10a 0308 	add.w	r3, sl, #8
 80062a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80062aa:	6013      	str	r3, [r2, #0]
 80062ac:	4650      	mov	r0, sl
 80062ae:	b019      	add	sp, #100	@ 0x64
 80062b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	f77f ae37 	ble.w	8005f2a <_dtoa_r+0x7b2>
 80062bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062be:	930a      	str	r3, [sp, #40]	@ 0x28
 80062c0:	2001      	movs	r0, #1
 80062c2:	e655      	b.n	8005f70 <_dtoa_r+0x7f8>
 80062c4:	9b00      	ldr	r3, [sp, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f77f aed6 	ble.w	8006078 <_dtoa_r+0x900>
 80062cc:	4656      	mov	r6, sl
 80062ce:	4621      	mov	r1, r4
 80062d0:	4648      	mov	r0, r9
 80062d2:	f7ff f9c7 	bl	8005664 <quorem>
 80062d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80062da:	f806 8b01 	strb.w	r8, [r6], #1
 80062de:	9b00      	ldr	r3, [sp, #0]
 80062e0:	eba6 020a 	sub.w	r2, r6, sl
 80062e4:	4293      	cmp	r3, r2
 80062e6:	ddb3      	ble.n	8006250 <_dtoa_r+0xad8>
 80062e8:	4649      	mov	r1, r9
 80062ea:	2300      	movs	r3, #0
 80062ec:	220a      	movs	r2, #10
 80062ee:	4658      	mov	r0, fp
 80062f0:	f000 ffae 	bl	8007250 <__multadd>
 80062f4:	4681      	mov	r9, r0
 80062f6:	e7ea      	b.n	80062ce <_dtoa_r+0xb56>
 80062f8:	0800832d 	.word	0x0800832d
 80062fc:	080082b1 	.word	0x080082b1

08006300 <rshift>:
 8006300:	6903      	ldr	r3, [r0, #16]
 8006302:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006306:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800630a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800630e:	f100 0414 	add.w	r4, r0, #20
 8006312:	dd45      	ble.n	80063a0 <rshift+0xa0>
 8006314:	f011 011f 	ands.w	r1, r1, #31
 8006318:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800631c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006320:	d10c      	bne.n	800633c <rshift+0x3c>
 8006322:	f100 0710 	add.w	r7, r0, #16
 8006326:	4629      	mov	r1, r5
 8006328:	42b1      	cmp	r1, r6
 800632a:	d334      	bcc.n	8006396 <rshift+0x96>
 800632c:	1a9b      	subs	r3, r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	1eea      	subs	r2, r5, #3
 8006332:	4296      	cmp	r6, r2
 8006334:	bf38      	it	cc
 8006336:	2300      	movcc	r3, #0
 8006338:	4423      	add	r3, r4
 800633a:	e015      	b.n	8006368 <rshift+0x68>
 800633c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006340:	f1c1 0820 	rsb	r8, r1, #32
 8006344:	40cf      	lsrs	r7, r1
 8006346:	f105 0e04 	add.w	lr, r5, #4
 800634a:	46a1      	mov	r9, r4
 800634c:	4576      	cmp	r6, lr
 800634e:	46f4      	mov	ip, lr
 8006350:	d815      	bhi.n	800637e <rshift+0x7e>
 8006352:	1a9a      	subs	r2, r3, r2
 8006354:	0092      	lsls	r2, r2, #2
 8006356:	3a04      	subs	r2, #4
 8006358:	3501      	adds	r5, #1
 800635a:	42ae      	cmp	r6, r5
 800635c:	bf38      	it	cc
 800635e:	2200      	movcc	r2, #0
 8006360:	18a3      	adds	r3, r4, r2
 8006362:	50a7      	str	r7, [r4, r2]
 8006364:	b107      	cbz	r7, 8006368 <rshift+0x68>
 8006366:	3304      	adds	r3, #4
 8006368:	1b1a      	subs	r2, r3, r4
 800636a:	42a3      	cmp	r3, r4
 800636c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006370:	bf08      	it	eq
 8006372:	2300      	moveq	r3, #0
 8006374:	6102      	str	r2, [r0, #16]
 8006376:	bf08      	it	eq
 8006378:	6143      	streq	r3, [r0, #20]
 800637a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800637e:	f8dc c000 	ldr.w	ip, [ip]
 8006382:	fa0c fc08 	lsl.w	ip, ip, r8
 8006386:	ea4c 0707 	orr.w	r7, ip, r7
 800638a:	f849 7b04 	str.w	r7, [r9], #4
 800638e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006392:	40cf      	lsrs	r7, r1
 8006394:	e7da      	b.n	800634c <rshift+0x4c>
 8006396:	f851 cb04 	ldr.w	ip, [r1], #4
 800639a:	f847 cf04 	str.w	ip, [r7, #4]!
 800639e:	e7c3      	b.n	8006328 <rshift+0x28>
 80063a0:	4623      	mov	r3, r4
 80063a2:	e7e1      	b.n	8006368 <rshift+0x68>

080063a4 <__hexdig_fun>:
 80063a4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80063a8:	2b09      	cmp	r3, #9
 80063aa:	d802      	bhi.n	80063b2 <__hexdig_fun+0xe>
 80063ac:	3820      	subs	r0, #32
 80063ae:	b2c0      	uxtb	r0, r0
 80063b0:	4770      	bx	lr
 80063b2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80063b6:	2b05      	cmp	r3, #5
 80063b8:	d801      	bhi.n	80063be <__hexdig_fun+0x1a>
 80063ba:	3847      	subs	r0, #71	@ 0x47
 80063bc:	e7f7      	b.n	80063ae <__hexdig_fun+0xa>
 80063be:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80063c2:	2b05      	cmp	r3, #5
 80063c4:	d801      	bhi.n	80063ca <__hexdig_fun+0x26>
 80063c6:	3827      	subs	r0, #39	@ 0x27
 80063c8:	e7f1      	b.n	80063ae <__hexdig_fun+0xa>
 80063ca:	2000      	movs	r0, #0
 80063cc:	4770      	bx	lr
	...

080063d0 <__gethex>:
 80063d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d4:	b085      	sub	sp, #20
 80063d6:	468a      	mov	sl, r1
 80063d8:	9302      	str	r3, [sp, #8]
 80063da:	680b      	ldr	r3, [r1, #0]
 80063dc:	9001      	str	r0, [sp, #4]
 80063de:	4690      	mov	r8, r2
 80063e0:	1c9c      	adds	r4, r3, #2
 80063e2:	46a1      	mov	r9, r4
 80063e4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80063e8:	2830      	cmp	r0, #48	@ 0x30
 80063ea:	d0fa      	beq.n	80063e2 <__gethex+0x12>
 80063ec:	eba9 0303 	sub.w	r3, r9, r3
 80063f0:	f1a3 0b02 	sub.w	fp, r3, #2
 80063f4:	f7ff ffd6 	bl	80063a4 <__hexdig_fun>
 80063f8:	4605      	mov	r5, r0
 80063fa:	2800      	cmp	r0, #0
 80063fc:	d168      	bne.n	80064d0 <__gethex+0x100>
 80063fe:	49a0      	ldr	r1, [pc, #640]	@ (8006680 <__gethex+0x2b0>)
 8006400:	2201      	movs	r2, #1
 8006402:	4648      	mov	r0, r9
 8006404:	f7ff f8c6 	bl	8005594 <strncmp>
 8006408:	4607      	mov	r7, r0
 800640a:	2800      	cmp	r0, #0
 800640c:	d167      	bne.n	80064de <__gethex+0x10e>
 800640e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006412:	4626      	mov	r6, r4
 8006414:	f7ff ffc6 	bl	80063a4 <__hexdig_fun>
 8006418:	2800      	cmp	r0, #0
 800641a:	d062      	beq.n	80064e2 <__gethex+0x112>
 800641c:	4623      	mov	r3, r4
 800641e:	7818      	ldrb	r0, [r3, #0]
 8006420:	2830      	cmp	r0, #48	@ 0x30
 8006422:	4699      	mov	r9, r3
 8006424:	f103 0301 	add.w	r3, r3, #1
 8006428:	d0f9      	beq.n	800641e <__gethex+0x4e>
 800642a:	f7ff ffbb 	bl	80063a4 <__hexdig_fun>
 800642e:	fab0 f580 	clz	r5, r0
 8006432:	096d      	lsrs	r5, r5, #5
 8006434:	f04f 0b01 	mov.w	fp, #1
 8006438:	464a      	mov	r2, r9
 800643a:	4616      	mov	r6, r2
 800643c:	3201      	adds	r2, #1
 800643e:	7830      	ldrb	r0, [r6, #0]
 8006440:	f7ff ffb0 	bl	80063a4 <__hexdig_fun>
 8006444:	2800      	cmp	r0, #0
 8006446:	d1f8      	bne.n	800643a <__gethex+0x6a>
 8006448:	498d      	ldr	r1, [pc, #564]	@ (8006680 <__gethex+0x2b0>)
 800644a:	2201      	movs	r2, #1
 800644c:	4630      	mov	r0, r6
 800644e:	f7ff f8a1 	bl	8005594 <strncmp>
 8006452:	2800      	cmp	r0, #0
 8006454:	d13f      	bne.n	80064d6 <__gethex+0x106>
 8006456:	b944      	cbnz	r4, 800646a <__gethex+0x9a>
 8006458:	1c74      	adds	r4, r6, #1
 800645a:	4622      	mov	r2, r4
 800645c:	4616      	mov	r6, r2
 800645e:	3201      	adds	r2, #1
 8006460:	7830      	ldrb	r0, [r6, #0]
 8006462:	f7ff ff9f 	bl	80063a4 <__hexdig_fun>
 8006466:	2800      	cmp	r0, #0
 8006468:	d1f8      	bne.n	800645c <__gethex+0x8c>
 800646a:	1ba4      	subs	r4, r4, r6
 800646c:	00a7      	lsls	r7, r4, #2
 800646e:	7833      	ldrb	r3, [r6, #0]
 8006470:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006474:	2b50      	cmp	r3, #80	@ 0x50
 8006476:	d13e      	bne.n	80064f6 <__gethex+0x126>
 8006478:	7873      	ldrb	r3, [r6, #1]
 800647a:	2b2b      	cmp	r3, #43	@ 0x2b
 800647c:	d033      	beq.n	80064e6 <__gethex+0x116>
 800647e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006480:	d034      	beq.n	80064ec <__gethex+0x11c>
 8006482:	1c71      	adds	r1, r6, #1
 8006484:	2400      	movs	r4, #0
 8006486:	7808      	ldrb	r0, [r1, #0]
 8006488:	f7ff ff8c 	bl	80063a4 <__hexdig_fun>
 800648c:	1e43      	subs	r3, r0, #1
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b18      	cmp	r3, #24
 8006492:	d830      	bhi.n	80064f6 <__gethex+0x126>
 8006494:	f1a0 0210 	sub.w	r2, r0, #16
 8006498:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800649c:	f7ff ff82 	bl	80063a4 <__hexdig_fun>
 80064a0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80064a4:	fa5f fc8c 	uxtb.w	ip, ip
 80064a8:	f1bc 0f18 	cmp.w	ip, #24
 80064ac:	f04f 030a 	mov.w	r3, #10
 80064b0:	d91e      	bls.n	80064f0 <__gethex+0x120>
 80064b2:	b104      	cbz	r4, 80064b6 <__gethex+0xe6>
 80064b4:	4252      	negs	r2, r2
 80064b6:	4417      	add	r7, r2
 80064b8:	f8ca 1000 	str.w	r1, [sl]
 80064bc:	b1ed      	cbz	r5, 80064fa <__gethex+0x12a>
 80064be:	f1bb 0f00 	cmp.w	fp, #0
 80064c2:	bf0c      	ite	eq
 80064c4:	2506      	moveq	r5, #6
 80064c6:	2500      	movne	r5, #0
 80064c8:	4628      	mov	r0, r5
 80064ca:	b005      	add	sp, #20
 80064cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d0:	2500      	movs	r5, #0
 80064d2:	462c      	mov	r4, r5
 80064d4:	e7b0      	b.n	8006438 <__gethex+0x68>
 80064d6:	2c00      	cmp	r4, #0
 80064d8:	d1c7      	bne.n	800646a <__gethex+0x9a>
 80064da:	4627      	mov	r7, r4
 80064dc:	e7c7      	b.n	800646e <__gethex+0x9e>
 80064de:	464e      	mov	r6, r9
 80064e0:	462f      	mov	r7, r5
 80064e2:	2501      	movs	r5, #1
 80064e4:	e7c3      	b.n	800646e <__gethex+0x9e>
 80064e6:	2400      	movs	r4, #0
 80064e8:	1cb1      	adds	r1, r6, #2
 80064ea:	e7cc      	b.n	8006486 <__gethex+0xb6>
 80064ec:	2401      	movs	r4, #1
 80064ee:	e7fb      	b.n	80064e8 <__gethex+0x118>
 80064f0:	fb03 0002 	mla	r0, r3, r2, r0
 80064f4:	e7ce      	b.n	8006494 <__gethex+0xc4>
 80064f6:	4631      	mov	r1, r6
 80064f8:	e7de      	b.n	80064b8 <__gethex+0xe8>
 80064fa:	eba6 0309 	sub.w	r3, r6, r9
 80064fe:	3b01      	subs	r3, #1
 8006500:	4629      	mov	r1, r5
 8006502:	2b07      	cmp	r3, #7
 8006504:	dc0a      	bgt.n	800651c <__gethex+0x14c>
 8006506:	9801      	ldr	r0, [sp, #4]
 8006508:	f000 fe40 	bl	800718c <_Balloc>
 800650c:	4604      	mov	r4, r0
 800650e:	b940      	cbnz	r0, 8006522 <__gethex+0x152>
 8006510:	4b5c      	ldr	r3, [pc, #368]	@ (8006684 <__gethex+0x2b4>)
 8006512:	4602      	mov	r2, r0
 8006514:	21e4      	movs	r1, #228	@ 0xe4
 8006516:	485c      	ldr	r0, [pc, #368]	@ (8006688 <__gethex+0x2b8>)
 8006518:	f001 fcf2 	bl	8007f00 <__assert_func>
 800651c:	3101      	adds	r1, #1
 800651e:	105b      	asrs	r3, r3, #1
 8006520:	e7ef      	b.n	8006502 <__gethex+0x132>
 8006522:	f100 0a14 	add.w	sl, r0, #20
 8006526:	2300      	movs	r3, #0
 8006528:	4655      	mov	r5, sl
 800652a:	469b      	mov	fp, r3
 800652c:	45b1      	cmp	r9, r6
 800652e:	d337      	bcc.n	80065a0 <__gethex+0x1d0>
 8006530:	f845 bb04 	str.w	fp, [r5], #4
 8006534:	eba5 050a 	sub.w	r5, r5, sl
 8006538:	10ad      	asrs	r5, r5, #2
 800653a:	6125      	str	r5, [r4, #16]
 800653c:	4658      	mov	r0, fp
 800653e:	f000 ff17 	bl	8007370 <__hi0bits>
 8006542:	016d      	lsls	r5, r5, #5
 8006544:	f8d8 6000 	ldr.w	r6, [r8]
 8006548:	1a2d      	subs	r5, r5, r0
 800654a:	42b5      	cmp	r5, r6
 800654c:	dd54      	ble.n	80065f8 <__gethex+0x228>
 800654e:	1bad      	subs	r5, r5, r6
 8006550:	4629      	mov	r1, r5
 8006552:	4620      	mov	r0, r4
 8006554:	f001 faab 	bl	8007aae <__any_on>
 8006558:	4681      	mov	r9, r0
 800655a:	b178      	cbz	r0, 800657c <__gethex+0x1ac>
 800655c:	1e6b      	subs	r3, r5, #1
 800655e:	1159      	asrs	r1, r3, #5
 8006560:	f003 021f 	and.w	r2, r3, #31
 8006564:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006568:	f04f 0901 	mov.w	r9, #1
 800656c:	fa09 f202 	lsl.w	r2, r9, r2
 8006570:	420a      	tst	r2, r1
 8006572:	d003      	beq.n	800657c <__gethex+0x1ac>
 8006574:	454b      	cmp	r3, r9
 8006576:	dc36      	bgt.n	80065e6 <__gethex+0x216>
 8006578:	f04f 0902 	mov.w	r9, #2
 800657c:	4629      	mov	r1, r5
 800657e:	4620      	mov	r0, r4
 8006580:	f7ff febe 	bl	8006300 <rshift>
 8006584:	442f      	add	r7, r5
 8006586:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800658a:	42bb      	cmp	r3, r7
 800658c:	da42      	bge.n	8006614 <__gethex+0x244>
 800658e:	9801      	ldr	r0, [sp, #4]
 8006590:	4621      	mov	r1, r4
 8006592:	f000 fe3b 	bl	800720c <_Bfree>
 8006596:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006598:	2300      	movs	r3, #0
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	25a3      	movs	r5, #163	@ 0xa3
 800659e:	e793      	b.n	80064c8 <__gethex+0xf8>
 80065a0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80065a4:	2a2e      	cmp	r2, #46	@ 0x2e
 80065a6:	d012      	beq.n	80065ce <__gethex+0x1fe>
 80065a8:	2b20      	cmp	r3, #32
 80065aa:	d104      	bne.n	80065b6 <__gethex+0x1e6>
 80065ac:	f845 bb04 	str.w	fp, [r5], #4
 80065b0:	f04f 0b00 	mov.w	fp, #0
 80065b4:	465b      	mov	r3, fp
 80065b6:	7830      	ldrb	r0, [r6, #0]
 80065b8:	9303      	str	r3, [sp, #12]
 80065ba:	f7ff fef3 	bl	80063a4 <__hexdig_fun>
 80065be:	9b03      	ldr	r3, [sp, #12]
 80065c0:	f000 000f 	and.w	r0, r0, #15
 80065c4:	4098      	lsls	r0, r3
 80065c6:	ea4b 0b00 	orr.w	fp, fp, r0
 80065ca:	3304      	adds	r3, #4
 80065cc:	e7ae      	b.n	800652c <__gethex+0x15c>
 80065ce:	45b1      	cmp	r9, r6
 80065d0:	d8ea      	bhi.n	80065a8 <__gethex+0x1d8>
 80065d2:	492b      	ldr	r1, [pc, #172]	@ (8006680 <__gethex+0x2b0>)
 80065d4:	9303      	str	r3, [sp, #12]
 80065d6:	2201      	movs	r2, #1
 80065d8:	4630      	mov	r0, r6
 80065da:	f7fe ffdb 	bl	8005594 <strncmp>
 80065de:	9b03      	ldr	r3, [sp, #12]
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d1e1      	bne.n	80065a8 <__gethex+0x1d8>
 80065e4:	e7a2      	b.n	800652c <__gethex+0x15c>
 80065e6:	1ea9      	subs	r1, r5, #2
 80065e8:	4620      	mov	r0, r4
 80065ea:	f001 fa60 	bl	8007aae <__any_on>
 80065ee:	2800      	cmp	r0, #0
 80065f0:	d0c2      	beq.n	8006578 <__gethex+0x1a8>
 80065f2:	f04f 0903 	mov.w	r9, #3
 80065f6:	e7c1      	b.n	800657c <__gethex+0x1ac>
 80065f8:	da09      	bge.n	800660e <__gethex+0x23e>
 80065fa:	1b75      	subs	r5, r6, r5
 80065fc:	4621      	mov	r1, r4
 80065fe:	9801      	ldr	r0, [sp, #4]
 8006600:	462a      	mov	r2, r5
 8006602:	f001 f81b 	bl	800763c <__lshift>
 8006606:	1b7f      	subs	r7, r7, r5
 8006608:	4604      	mov	r4, r0
 800660a:	f100 0a14 	add.w	sl, r0, #20
 800660e:	f04f 0900 	mov.w	r9, #0
 8006612:	e7b8      	b.n	8006586 <__gethex+0x1b6>
 8006614:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006618:	42bd      	cmp	r5, r7
 800661a:	dd6f      	ble.n	80066fc <__gethex+0x32c>
 800661c:	1bed      	subs	r5, r5, r7
 800661e:	42ae      	cmp	r6, r5
 8006620:	dc34      	bgt.n	800668c <__gethex+0x2bc>
 8006622:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006626:	2b02      	cmp	r3, #2
 8006628:	d022      	beq.n	8006670 <__gethex+0x2a0>
 800662a:	2b03      	cmp	r3, #3
 800662c:	d024      	beq.n	8006678 <__gethex+0x2a8>
 800662e:	2b01      	cmp	r3, #1
 8006630:	d115      	bne.n	800665e <__gethex+0x28e>
 8006632:	42ae      	cmp	r6, r5
 8006634:	d113      	bne.n	800665e <__gethex+0x28e>
 8006636:	2e01      	cmp	r6, #1
 8006638:	d10b      	bne.n	8006652 <__gethex+0x282>
 800663a:	9a02      	ldr	r2, [sp, #8]
 800663c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006640:	6013      	str	r3, [r2, #0]
 8006642:	2301      	movs	r3, #1
 8006644:	6123      	str	r3, [r4, #16]
 8006646:	f8ca 3000 	str.w	r3, [sl]
 800664a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800664c:	2562      	movs	r5, #98	@ 0x62
 800664e:	601c      	str	r4, [r3, #0]
 8006650:	e73a      	b.n	80064c8 <__gethex+0xf8>
 8006652:	1e71      	subs	r1, r6, #1
 8006654:	4620      	mov	r0, r4
 8006656:	f001 fa2a 	bl	8007aae <__any_on>
 800665a:	2800      	cmp	r0, #0
 800665c:	d1ed      	bne.n	800663a <__gethex+0x26a>
 800665e:	9801      	ldr	r0, [sp, #4]
 8006660:	4621      	mov	r1, r4
 8006662:	f000 fdd3 	bl	800720c <_Bfree>
 8006666:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006668:	2300      	movs	r3, #0
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	2550      	movs	r5, #80	@ 0x50
 800666e:	e72b      	b.n	80064c8 <__gethex+0xf8>
 8006670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1f3      	bne.n	800665e <__gethex+0x28e>
 8006676:	e7e0      	b.n	800663a <__gethex+0x26a>
 8006678:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1dd      	bne.n	800663a <__gethex+0x26a>
 800667e:	e7ee      	b.n	800665e <__gethex+0x28e>
 8006680:	0800814f 	.word	0x0800814f
 8006684:	0800832d 	.word	0x0800832d
 8006688:	0800833e 	.word	0x0800833e
 800668c:	1e6f      	subs	r7, r5, #1
 800668e:	f1b9 0f00 	cmp.w	r9, #0
 8006692:	d130      	bne.n	80066f6 <__gethex+0x326>
 8006694:	b127      	cbz	r7, 80066a0 <__gethex+0x2d0>
 8006696:	4639      	mov	r1, r7
 8006698:	4620      	mov	r0, r4
 800669a:	f001 fa08 	bl	8007aae <__any_on>
 800669e:	4681      	mov	r9, r0
 80066a0:	117a      	asrs	r2, r7, #5
 80066a2:	2301      	movs	r3, #1
 80066a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80066a8:	f007 071f 	and.w	r7, r7, #31
 80066ac:	40bb      	lsls	r3, r7
 80066ae:	4213      	tst	r3, r2
 80066b0:	4629      	mov	r1, r5
 80066b2:	4620      	mov	r0, r4
 80066b4:	bf18      	it	ne
 80066b6:	f049 0902 	orrne.w	r9, r9, #2
 80066ba:	f7ff fe21 	bl	8006300 <rshift>
 80066be:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80066c2:	1b76      	subs	r6, r6, r5
 80066c4:	2502      	movs	r5, #2
 80066c6:	f1b9 0f00 	cmp.w	r9, #0
 80066ca:	d047      	beq.n	800675c <__gethex+0x38c>
 80066cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d015      	beq.n	8006700 <__gethex+0x330>
 80066d4:	2b03      	cmp	r3, #3
 80066d6:	d017      	beq.n	8006708 <__gethex+0x338>
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d109      	bne.n	80066f0 <__gethex+0x320>
 80066dc:	f019 0f02 	tst.w	r9, #2
 80066e0:	d006      	beq.n	80066f0 <__gethex+0x320>
 80066e2:	f8da 3000 	ldr.w	r3, [sl]
 80066e6:	ea49 0903 	orr.w	r9, r9, r3
 80066ea:	f019 0f01 	tst.w	r9, #1
 80066ee:	d10e      	bne.n	800670e <__gethex+0x33e>
 80066f0:	f045 0510 	orr.w	r5, r5, #16
 80066f4:	e032      	b.n	800675c <__gethex+0x38c>
 80066f6:	f04f 0901 	mov.w	r9, #1
 80066fa:	e7d1      	b.n	80066a0 <__gethex+0x2d0>
 80066fc:	2501      	movs	r5, #1
 80066fe:	e7e2      	b.n	80066c6 <__gethex+0x2f6>
 8006700:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006702:	f1c3 0301 	rsb	r3, r3, #1
 8006706:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0f0      	beq.n	80066f0 <__gethex+0x320>
 800670e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006712:	f104 0314 	add.w	r3, r4, #20
 8006716:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800671a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800671e:	f04f 0c00 	mov.w	ip, #0
 8006722:	4618      	mov	r0, r3
 8006724:	f853 2b04 	ldr.w	r2, [r3], #4
 8006728:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800672c:	d01b      	beq.n	8006766 <__gethex+0x396>
 800672e:	3201      	adds	r2, #1
 8006730:	6002      	str	r2, [r0, #0]
 8006732:	2d02      	cmp	r5, #2
 8006734:	f104 0314 	add.w	r3, r4, #20
 8006738:	d13c      	bne.n	80067b4 <__gethex+0x3e4>
 800673a:	f8d8 2000 	ldr.w	r2, [r8]
 800673e:	3a01      	subs	r2, #1
 8006740:	42b2      	cmp	r2, r6
 8006742:	d109      	bne.n	8006758 <__gethex+0x388>
 8006744:	1171      	asrs	r1, r6, #5
 8006746:	2201      	movs	r2, #1
 8006748:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800674c:	f006 061f 	and.w	r6, r6, #31
 8006750:	fa02 f606 	lsl.w	r6, r2, r6
 8006754:	421e      	tst	r6, r3
 8006756:	d13a      	bne.n	80067ce <__gethex+0x3fe>
 8006758:	f045 0520 	orr.w	r5, r5, #32
 800675c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800675e:	601c      	str	r4, [r3, #0]
 8006760:	9b02      	ldr	r3, [sp, #8]
 8006762:	601f      	str	r7, [r3, #0]
 8006764:	e6b0      	b.n	80064c8 <__gethex+0xf8>
 8006766:	4299      	cmp	r1, r3
 8006768:	f843 cc04 	str.w	ip, [r3, #-4]
 800676c:	d8d9      	bhi.n	8006722 <__gethex+0x352>
 800676e:	68a3      	ldr	r3, [r4, #8]
 8006770:	459b      	cmp	fp, r3
 8006772:	db17      	blt.n	80067a4 <__gethex+0x3d4>
 8006774:	6861      	ldr	r1, [r4, #4]
 8006776:	9801      	ldr	r0, [sp, #4]
 8006778:	3101      	adds	r1, #1
 800677a:	f000 fd07 	bl	800718c <_Balloc>
 800677e:	4681      	mov	r9, r0
 8006780:	b918      	cbnz	r0, 800678a <__gethex+0x3ba>
 8006782:	4b1a      	ldr	r3, [pc, #104]	@ (80067ec <__gethex+0x41c>)
 8006784:	4602      	mov	r2, r0
 8006786:	2184      	movs	r1, #132	@ 0x84
 8006788:	e6c5      	b.n	8006516 <__gethex+0x146>
 800678a:	6922      	ldr	r2, [r4, #16]
 800678c:	3202      	adds	r2, #2
 800678e:	f104 010c 	add.w	r1, r4, #12
 8006792:	0092      	lsls	r2, r2, #2
 8006794:	300c      	adds	r0, #12
 8006796:	f7fe ff48 	bl	800562a <memcpy>
 800679a:	4621      	mov	r1, r4
 800679c:	9801      	ldr	r0, [sp, #4]
 800679e:	f000 fd35 	bl	800720c <_Bfree>
 80067a2:	464c      	mov	r4, r9
 80067a4:	6923      	ldr	r3, [r4, #16]
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067ac:	6122      	str	r2, [r4, #16]
 80067ae:	2201      	movs	r2, #1
 80067b0:	615a      	str	r2, [r3, #20]
 80067b2:	e7be      	b.n	8006732 <__gethex+0x362>
 80067b4:	6922      	ldr	r2, [r4, #16]
 80067b6:	455a      	cmp	r2, fp
 80067b8:	dd0b      	ble.n	80067d2 <__gethex+0x402>
 80067ba:	2101      	movs	r1, #1
 80067bc:	4620      	mov	r0, r4
 80067be:	f7ff fd9f 	bl	8006300 <rshift>
 80067c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80067c6:	3701      	adds	r7, #1
 80067c8:	42bb      	cmp	r3, r7
 80067ca:	f6ff aee0 	blt.w	800658e <__gethex+0x1be>
 80067ce:	2501      	movs	r5, #1
 80067d0:	e7c2      	b.n	8006758 <__gethex+0x388>
 80067d2:	f016 061f 	ands.w	r6, r6, #31
 80067d6:	d0fa      	beq.n	80067ce <__gethex+0x3fe>
 80067d8:	4453      	add	r3, sl
 80067da:	f1c6 0620 	rsb	r6, r6, #32
 80067de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80067e2:	f000 fdc5 	bl	8007370 <__hi0bits>
 80067e6:	42b0      	cmp	r0, r6
 80067e8:	dbe7      	blt.n	80067ba <__gethex+0x3ea>
 80067ea:	e7f0      	b.n	80067ce <__gethex+0x3fe>
 80067ec:	0800832d 	.word	0x0800832d

080067f0 <L_shift>:
 80067f0:	f1c2 0208 	rsb	r2, r2, #8
 80067f4:	0092      	lsls	r2, r2, #2
 80067f6:	b570      	push	{r4, r5, r6, lr}
 80067f8:	f1c2 0620 	rsb	r6, r2, #32
 80067fc:	6843      	ldr	r3, [r0, #4]
 80067fe:	6804      	ldr	r4, [r0, #0]
 8006800:	fa03 f506 	lsl.w	r5, r3, r6
 8006804:	432c      	orrs	r4, r5
 8006806:	40d3      	lsrs	r3, r2
 8006808:	6004      	str	r4, [r0, #0]
 800680a:	f840 3f04 	str.w	r3, [r0, #4]!
 800680e:	4288      	cmp	r0, r1
 8006810:	d3f4      	bcc.n	80067fc <L_shift+0xc>
 8006812:	bd70      	pop	{r4, r5, r6, pc}

08006814 <__match>:
 8006814:	b530      	push	{r4, r5, lr}
 8006816:	6803      	ldr	r3, [r0, #0]
 8006818:	3301      	adds	r3, #1
 800681a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800681e:	b914      	cbnz	r4, 8006826 <__match+0x12>
 8006820:	6003      	str	r3, [r0, #0]
 8006822:	2001      	movs	r0, #1
 8006824:	bd30      	pop	{r4, r5, pc}
 8006826:	f813 2b01 	ldrb.w	r2, [r3], #1
 800682a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800682e:	2d19      	cmp	r5, #25
 8006830:	bf98      	it	ls
 8006832:	3220      	addls	r2, #32
 8006834:	42a2      	cmp	r2, r4
 8006836:	d0f0      	beq.n	800681a <__match+0x6>
 8006838:	2000      	movs	r0, #0
 800683a:	e7f3      	b.n	8006824 <__match+0x10>

0800683c <__hexnan>:
 800683c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006840:	680b      	ldr	r3, [r1, #0]
 8006842:	6801      	ldr	r1, [r0, #0]
 8006844:	115e      	asrs	r6, r3, #5
 8006846:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800684a:	f013 031f 	ands.w	r3, r3, #31
 800684e:	b087      	sub	sp, #28
 8006850:	bf18      	it	ne
 8006852:	3604      	addne	r6, #4
 8006854:	2500      	movs	r5, #0
 8006856:	1f37      	subs	r7, r6, #4
 8006858:	4682      	mov	sl, r0
 800685a:	4690      	mov	r8, r2
 800685c:	9301      	str	r3, [sp, #4]
 800685e:	f846 5c04 	str.w	r5, [r6, #-4]
 8006862:	46b9      	mov	r9, r7
 8006864:	463c      	mov	r4, r7
 8006866:	9502      	str	r5, [sp, #8]
 8006868:	46ab      	mov	fp, r5
 800686a:	784a      	ldrb	r2, [r1, #1]
 800686c:	1c4b      	adds	r3, r1, #1
 800686e:	9303      	str	r3, [sp, #12]
 8006870:	b342      	cbz	r2, 80068c4 <__hexnan+0x88>
 8006872:	4610      	mov	r0, r2
 8006874:	9105      	str	r1, [sp, #20]
 8006876:	9204      	str	r2, [sp, #16]
 8006878:	f7ff fd94 	bl	80063a4 <__hexdig_fun>
 800687c:	2800      	cmp	r0, #0
 800687e:	d151      	bne.n	8006924 <__hexnan+0xe8>
 8006880:	9a04      	ldr	r2, [sp, #16]
 8006882:	9905      	ldr	r1, [sp, #20]
 8006884:	2a20      	cmp	r2, #32
 8006886:	d818      	bhi.n	80068ba <__hexnan+0x7e>
 8006888:	9b02      	ldr	r3, [sp, #8]
 800688a:	459b      	cmp	fp, r3
 800688c:	dd13      	ble.n	80068b6 <__hexnan+0x7a>
 800688e:	454c      	cmp	r4, r9
 8006890:	d206      	bcs.n	80068a0 <__hexnan+0x64>
 8006892:	2d07      	cmp	r5, #7
 8006894:	dc04      	bgt.n	80068a0 <__hexnan+0x64>
 8006896:	462a      	mov	r2, r5
 8006898:	4649      	mov	r1, r9
 800689a:	4620      	mov	r0, r4
 800689c:	f7ff ffa8 	bl	80067f0 <L_shift>
 80068a0:	4544      	cmp	r4, r8
 80068a2:	d952      	bls.n	800694a <__hexnan+0x10e>
 80068a4:	2300      	movs	r3, #0
 80068a6:	f1a4 0904 	sub.w	r9, r4, #4
 80068aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80068ae:	f8cd b008 	str.w	fp, [sp, #8]
 80068b2:	464c      	mov	r4, r9
 80068b4:	461d      	mov	r5, r3
 80068b6:	9903      	ldr	r1, [sp, #12]
 80068b8:	e7d7      	b.n	800686a <__hexnan+0x2e>
 80068ba:	2a29      	cmp	r2, #41	@ 0x29
 80068bc:	d157      	bne.n	800696e <__hexnan+0x132>
 80068be:	3102      	adds	r1, #2
 80068c0:	f8ca 1000 	str.w	r1, [sl]
 80068c4:	f1bb 0f00 	cmp.w	fp, #0
 80068c8:	d051      	beq.n	800696e <__hexnan+0x132>
 80068ca:	454c      	cmp	r4, r9
 80068cc:	d206      	bcs.n	80068dc <__hexnan+0xa0>
 80068ce:	2d07      	cmp	r5, #7
 80068d0:	dc04      	bgt.n	80068dc <__hexnan+0xa0>
 80068d2:	462a      	mov	r2, r5
 80068d4:	4649      	mov	r1, r9
 80068d6:	4620      	mov	r0, r4
 80068d8:	f7ff ff8a 	bl	80067f0 <L_shift>
 80068dc:	4544      	cmp	r4, r8
 80068de:	d936      	bls.n	800694e <__hexnan+0x112>
 80068e0:	f1a8 0204 	sub.w	r2, r8, #4
 80068e4:	4623      	mov	r3, r4
 80068e6:	f853 1b04 	ldr.w	r1, [r3], #4
 80068ea:	f842 1f04 	str.w	r1, [r2, #4]!
 80068ee:	429f      	cmp	r7, r3
 80068f0:	d2f9      	bcs.n	80068e6 <__hexnan+0xaa>
 80068f2:	1b3b      	subs	r3, r7, r4
 80068f4:	f023 0303 	bic.w	r3, r3, #3
 80068f8:	3304      	adds	r3, #4
 80068fa:	3401      	adds	r4, #1
 80068fc:	3e03      	subs	r6, #3
 80068fe:	42b4      	cmp	r4, r6
 8006900:	bf88      	it	hi
 8006902:	2304      	movhi	r3, #4
 8006904:	4443      	add	r3, r8
 8006906:	2200      	movs	r2, #0
 8006908:	f843 2b04 	str.w	r2, [r3], #4
 800690c:	429f      	cmp	r7, r3
 800690e:	d2fb      	bcs.n	8006908 <__hexnan+0xcc>
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	b91b      	cbnz	r3, 800691c <__hexnan+0xe0>
 8006914:	4547      	cmp	r7, r8
 8006916:	d128      	bne.n	800696a <__hexnan+0x12e>
 8006918:	2301      	movs	r3, #1
 800691a:	603b      	str	r3, [r7, #0]
 800691c:	2005      	movs	r0, #5
 800691e:	b007      	add	sp, #28
 8006920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006924:	3501      	adds	r5, #1
 8006926:	2d08      	cmp	r5, #8
 8006928:	f10b 0b01 	add.w	fp, fp, #1
 800692c:	dd06      	ble.n	800693c <__hexnan+0x100>
 800692e:	4544      	cmp	r4, r8
 8006930:	d9c1      	bls.n	80068b6 <__hexnan+0x7a>
 8006932:	2300      	movs	r3, #0
 8006934:	f844 3c04 	str.w	r3, [r4, #-4]
 8006938:	2501      	movs	r5, #1
 800693a:	3c04      	subs	r4, #4
 800693c:	6822      	ldr	r2, [r4, #0]
 800693e:	f000 000f 	and.w	r0, r0, #15
 8006942:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006946:	6020      	str	r0, [r4, #0]
 8006948:	e7b5      	b.n	80068b6 <__hexnan+0x7a>
 800694a:	2508      	movs	r5, #8
 800694c:	e7b3      	b.n	80068b6 <__hexnan+0x7a>
 800694e:	9b01      	ldr	r3, [sp, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0dd      	beq.n	8006910 <__hexnan+0xd4>
 8006954:	f1c3 0320 	rsb	r3, r3, #32
 8006958:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800695c:	40da      	lsrs	r2, r3
 800695e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006962:	4013      	ands	r3, r2
 8006964:	f846 3c04 	str.w	r3, [r6, #-4]
 8006968:	e7d2      	b.n	8006910 <__hexnan+0xd4>
 800696a:	3f04      	subs	r7, #4
 800696c:	e7d0      	b.n	8006910 <__hexnan+0xd4>
 800696e:	2004      	movs	r0, #4
 8006970:	e7d5      	b.n	800691e <__hexnan+0xe2>

08006972 <__ssputs_r>:
 8006972:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006976:	688e      	ldr	r6, [r1, #8]
 8006978:	461f      	mov	r7, r3
 800697a:	42be      	cmp	r6, r7
 800697c:	680b      	ldr	r3, [r1, #0]
 800697e:	4682      	mov	sl, r0
 8006980:	460c      	mov	r4, r1
 8006982:	4690      	mov	r8, r2
 8006984:	d82d      	bhi.n	80069e2 <__ssputs_r+0x70>
 8006986:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800698a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800698e:	d026      	beq.n	80069de <__ssputs_r+0x6c>
 8006990:	6965      	ldr	r5, [r4, #20]
 8006992:	6909      	ldr	r1, [r1, #16]
 8006994:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006998:	eba3 0901 	sub.w	r9, r3, r1
 800699c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069a0:	1c7b      	adds	r3, r7, #1
 80069a2:	444b      	add	r3, r9
 80069a4:	106d      	asrs	r5, r5, #1
 80069a6:	429d      	cmp	r5, r3
 80069a8:	bf38      	it	cc
 80069aa:	461d      	movcc	r5, r3
 80069ac:	0553      	lsls	r3, r2, #21
 80069ae:	d527      	bpl.n	8006a00 <__ssputs_r+0x8e>
 80069b0:	4629      	mov	r1, r5
 80069b2:	f000 faa1 	bl	8006ef8 <_malloc_r>
 80069b6:	4606      	mov	r6, r0
 80069b8:	b360      	cbz	r0, 8006a14 <__ssputs_r+0xa2>
 80069ba:	6921      	ldr	r1, [r4, #16]
 80069bc:	464a      	mov	r2, r9
 80069be:	f7fe fe34 	bl	800562a <memcpy>
 80069c2:	89a3      	ldrh	r3, [r4, #12]
 80069c4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069cc:	81a3      	strh	r3, [r4, #12]
 80069ce:	6126      	str	r6, [r4, #16]
 80069d0:	6165      	str	r5, [r4, #20]
 80069d2:	444e      	add	r6, r9
 80069d4:	eba5 0509 	sub.w	r5, r5, r9
 80069d8:	6026      	str	r6, [r4, #0]
 80069da:	60a5      	str	r5, [r4, #8]
 80069dc:	463e      	mov	r6, r7
 80069de:	42be      	cmp	r6, r7
 80069e0:	d900      	bls.n	80069e4 <__ssputs_r+0x72>
 80069e2:	463e      	mov	r6, r7
 80069e4:	6820      	ldr	r0, [r4, #0]
 80069e6:	4632      	mov	r2, r6
 80069e8:	4641      	mov	r1, r8
 80069ea:	f001 f9f6 	bl	8007dda <memmove>
 80069ee:	68a3      	ldr	r3, [r4, #8]
 80069f0:	1b9b      	subs	r3, r3, r6
 80069f2:	60a3      	str	r3, [r4, #8]
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	4433      	add	r3, r6
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	2000      	movs	r0, #0
 80069fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a00:	462a      	mov	r2, r5
 8006a02:	f001 f8b8 	bl	8007b76 <_realloc_r>
 8006a06:	4606      	mov	r6, r0
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d1e0      	bne.n	80069ce <__ssputs_r+0x5c>
 8006a0c:	6921      	ldr	r1, [r4, #16]
 8006a0e:	4650      	mov	r0, sl
 8006a10:	f001 faa8 	bl	8007f64 <_free_r>
 8006a14:	230c      	movs	r3, #12
 8006a16:	f8ca 3000 	str.w	r3, [sl]
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a20:	81a3      	strh	r3, [r4, #12]
 8006a22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a26:	e7e9      	b.n	80069fc <__ssputs_r+0x8a>

08006a28 <_svfiprintf_r>:
 8006a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	4698      	mov	r8, r3
 8006a2e:	898b      	ldrh	r3, [r1, #12]
 8006a30:	061b      	lsls	r3, r3, #24
 8006a32:	b09d      	sub	sp, #116	@ 0x74
 8006a34:	4607      	mov	r7, r0
 8006a36:	460d      	mov	r5, r1
 8006a38:	4614      	mov	r4, r2
 8006a3a:	d510      	bpl.n	8006a5e <_svfiprintf_r+0x36>
 8006a3c:	690b      	ldr	r3, [r1, #16]
 8006a3e:	b973      	cbnz	r3, 8006a5e <_svfiprintf_r+0x36>
 8006a40:	2140      	movs	r1, #64	@ 0x40
 8006a42:	f000 fa59 	bl	8006ef8 <_malloc_r>
 8006a46:	6028      	str	r0, [r5, #0]
 8006a48:	6128      	str	r0, [r5, #16]
 8006a4a:	b930      	cbnz	r0, 8006a5a <_svfiprintf_r+0x32>
 8006a4c:	230c      	movs	r3, #12
 8006a4e:	603b      	str	r3, [r7, #0]
 8006a50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a54:	b01d      	add	sp, #116	@ 0x74
 8006a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5a:	2340      	movs	r3, #64	@ 0x40
 8006a5c:	616b      	str	r3, [r5, #20]
 8006a5e:	2300      	movs	r3, #0
 8006a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a62:	2320      	movs	r3, #32
 8006a64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a68:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a6c:	2330      	movs	r3, #48	@ 0x30
 8006a6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c0c <_svfiprintf_r+0x1e4>
 8006a72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a76:	f04f 0901 	mov.w	r9, #1
 8006a7a:	4623      	mov	r3, r4
 8006a7c:	469a      	mov	sl, r3
 8006a7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a82:	b10a      	cbz	r2, 8006a88 <_svfiprintf_r+0x60>
 8006a84:	2a25      	cmp	r2, #37	@ 0x25
 8006a86:	d1f9      	bne.n	8006a7c <_svfiprintf_r+0x54>
 8006a88:	ebba 0b04 	subs.w	fp, sl, r4
 8006a8c:	d00b      	beq.n	8006aa6 <_svfiprintf_r+0x7e>
 8006a8e:	465b      	mov	r3, fp
 8006a90:	4622      	mov	r2, r4
 8006a92:	4629      	mov	r1, r5
 8006a94:	4638      	mov	r0, r7
 8006a96:	f7ff ff6c 	bl	8006972 <__ssputs_r>
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	f000 80a7 	beq.w	8006bee <_svfiprintf_r+0x1c6>
 8006aa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006aa2:	445a      	add	r2, fp
 8006aa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006aa6:	f89a 3000 	ldrb.w	r3, [sl]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 809f 	beq.w	8006bee <_svfiprintf_r+0x1c6>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ab6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aba:	f10a 0a01 	add.w	sl, sl, #1
 8006abe:	9304      	str	r3, [sp, #16]
 8006ac0:	9307      	str	r3, [sp, #28]
 8006ac2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ac6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ac8:	4654      	mov	r4, sl
 8006aca:	2205      	movs	r2, #5
 8006acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ad0:	484e      	ldr	r0, [pc, #312]	@ (8006c0c <_svfiprintf_r+0x1e4>)
 8006ad2:	f7f9 fb85 	bl	80001e0 <memchr>
 8006ad6:	9a04      	ldr	r2, [sp, #16]
 8006ad8:	b9d8      	cbnz	r0, 8006b12 <_svfiprintf_r+0xea>
 8006ada:	06d0      	lsls	r0, r2, #27
 8006adc:	bf44      	itt	mi
 8006ade:	2320      	movmi	r3, #32
 8006ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ae4:	0711      	lsls	r1, r2, #28
 8006ae6:	bf44      	itt	mi
 8006ae8:	232b      	movmi	r3, #43	@ 0x2b
 8006aea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aee:	f89a 3000 	ldrb.w	r3, [sl]
 8006af2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006af4:	d015      	beq.n	8006b22 <_svfiprintf_r+0xfa>
 8006af6:	9a07      	ldr	r2, [sp, #28]
 8006af8:	4654      	mov	r4, sl
 8006afa:	2000      	movs	r0, #0
 8006afc:	f04f 0c0a 	mov.w	ip, #10
 8006b00:	4621      	mov	r1, r4
 8006b02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b06:	3b30      	subs	r3, #48	@ 0x30
 8006b08:	2b09      	cmp	r3, #9
 8006b0a:	d94b      	bls.n	8006ba4 <_svfiprintf_r+0x17c>
 8006b0c:	b1b0      	cbz	r0, 8006b3c <_svfiprintf_r+0x114>
 8006b0e:	9207      	str	r2, [sp, #28]
 8006b10:	e014      	b.n	8006b3c <_svfiprintf_r+0x114>
 8006b12:	eba0 0308 	sub.w	r3, r0, r8
 8006b16:	fa09 f303 	lsl.w	r3, r9, r3
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	46a2      	mov	sl, r4
 8006b20:	e7d2      	b.n	8006ac8 <_svfiprintf_r+0xa0>
 8006b22:	9b03      	ldr	r3, [sp, #12]
 8006b24:	1d19      	adds	r1, r3, #4
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	9103      	str	r1, [sp, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	bfbb      	ittet	lt
 8006b2e:	425b      	neglt	r3, r3
 8006b30:	f042 0202 	orrlt.w	r2, r2, #2
 8006b34:	9307      	strge	r3, [sp, #28]
 8006b36:	9307      	strlt	r3, [sp, #28]
 8006b38:	bfb8      	it	lt
 8006b3a:	9204      	strlt	r2, [sp, #16]
 8006b3c:	7823      	ldrb	r3, [r4, #0]
 8006b3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b40:	d10a      	bne.n	8006b58 <_svfiprintf_r+0x130>
 8006b42:	7863      	ldrb	r3, [r4, #1]
 8006b44:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b46:	d132      	bne.n	8006bae <_svfiprintf_r+0x186>
 8006b48:	9b03      	ldr	r3, [sp, #12]
 8006b4a:	1d1a      	adds	r2, r3, #4
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	9203      	str	r2, [sp, #12]
 8006b50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b54:	3402      	adds	r4, #2
 8006b56:	9305      	str	r3, [sp, #20]
 8006b58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c1c <_svfiprintf_r+0x1f4>
 8006b5c:	7821      	ldrb	r1, [r4, #0]
 8006b5e:	2203      	movs	r2, #3
 8006b60:	4650      	mov	r0, sl
 8006b62:	f7f9 fb3d 	bl	80001e0 <memchr>
 8006b66:	b138      	cbz	r0, 8006b78 <_svfiprintf_r+0x150>
 8006b68:	9b04      	ldr	r3, [sp, #16]
 8006b6a:	eba0 000a 	sub.w	r0, r0, sl
 8006b6e:	2240      	movs	r2, #64	@ 0x40
 8006b70:	4082      	lsls	r2, r0
 8006b72:	4313      	orrs	r3, r2
 8006b74:	3401      	adds	r4, #1
 8006b76:	9304      	str	r3, [sp, #16]
 8006b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b7c:	4824      	ldr	r0, [pc, #144]	@ (8006c10 <_svfiprintf_r+0x1e8>)
 8006b7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b82:	2206      	movs	r2, #6
 8006b84:	f7f9 fb2c 	bl	80001e0 <memchr>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	d036      	beq.n	8006bfa <_svfiprintf_r+0x1d2>
 8006b8c:	4b21      	ldr	r3, [pc, #132]	@ (8006c14 <_svfiprintf_r+0x1ec>)
 8006b8e:	bb1b      	cbnz	r3, 8006bd8 <_svfiprintf_r+0x1b0>
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	3307      	adds	r3, #7
 8006b94:	f023 0307 	bic.w	r3, r3, #7
 8006b98:	3308      	adds	r3, #8
 8006b9a:	9303      	str	r3, [sp, #12]
 8006b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b9e:	4433      	add	r3, r6
 8006ba0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ba2:	e76a      	b.n	8006a7a <_svfiprintf_r+0x52>
 8006ba4:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ba8:	460c      	mov	r4, r1
 8006baa:	2001      	movs	r0, #1
 8006bac:	e7a8      	b.n	8006b00 <_svfiprintf_r+0xd8>
 8006bae:	2300      	movs	r3, #0
 8006bb0:	3401      	adds	r4, #1
 8006bb2:	9305      	str	r3, [sp, #20]
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	f04f 0c0a 	mov.w	ip, #10
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bc0:	3a30      	subs	r2, #48	@ 0x30
 8006bc2:	2a09      	cmp	r2, #9
 8006bc4:	d903      	bls.n	8006bce <_svfiprintf_r+0x1a6>
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d0c6      	beq.n	8006b58 <_svfiprintf_r+0x130>
 8006bca:	9105      	str	r1, [sp, #20]
 8006bcc:	e7c4      	b.n	8006b58 <_svfiprintf_r+0x130>
 8006bce:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e7f0      	b.n	8006bba <_svfiprintf_r+0x192>
 8006bd8:	ab03      	add	r3, sp, #12
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	462a      	mov	r2, r5
 8006bde:	4b0e      	ldr	r3, [pc, #56]	@ (8006c18 <_svfiprintf_r+0x1f0>)
 8006be0:	a904      	add	r1, sp, #16
 8006be2:	4638      	mov	r0, r7
 8006be4:	f7fc ff92 	bl	8003b0c <_printf_float>
 8006be8:	1c42      	adds	r2, r0, #1
 8006bea:	4606      	mov	r6, r0
 8006bec:	d1d6      	bne.n	8006b9c <_svfiprintf_r+0x174>
 8006bee:	89ab      	ldrh	r3, [r5, #12]
 8006bf0:	065b      	lsls	r3, r3, #25
 8006bf2:	f53f af2d 	bmi.w	8006a50 <_svfiprintf_r+0x28>
 8006bf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bf8:	e72c      	b.n	8006a54 <_svfiprintf_r+0x2c>
 8006bfa:	ab03      	add	r3, sp, #12
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	462a      	mov	r2, r5
 8006c00:	4b05      	ldr	r3, [pc, #20]	@ (8006c18 <_svfiprintf_r+0x1f0>)
 8006c02:	a904      	add	r1, sp, #16
 8006c04:	4638      	mov	r0, r7
 8006c06:	f7fd fa19 	bl	800403c <_printf_i>
 8006c0a:	e7ed      	b.n	8006be8 <_svfiprintf_r+0x1c0>
 8006c0c:	0800839e 	.word	0x0800839e
 8006c10:	080083a8 	.word	0x080083a8
 8006c14:	08003b0d 	.word	0x08003b0d
 8006c18:	08006973 	.word	0x08006973
 8006c1c:	080083a4 	.word	0x080083a4

08006c20 <__sfputc_r>:
 8006c20:	6893      	ldr	r3, [r2, #8]
 8006c22:	3b01      	subs	r3, #1
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	b410      	push	{r4}
 8006c28:	6093      	str	r3, [r2, #8]
 8006c2a:	da08      	bge.n	8006c3e <__sfputc_r+0x1e>
 8006c2c:	6994      	ldr	r4, [r2, #24]
 8006c2e:	42a3      	cmp	r3, r4
 8006c30:	db01      	blt.n	8006c36 <__sfputc_r+0x16>
 8006c32:	290a      	cmp	r1, #10
 8006c34:	d103      	bne.n	8006c3e <__sfputc_r+0x1e>
 8006c36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c3a:	f000 bfca 	b.w	8007bd2 <__swbuf_r>
 8006c3e:	6813      	ldr	r3, [r2, #0]
 8006c40:	1c58      	adds	r0, r3, #1
 8006c42:	6010      	str	r0, [r2, #0]
 8006c44:	7019      	strb	r1, [r3, #0]
 8006c46:	4608      	mov	r0, r1
 8006c48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <__sfputs_r>:
 8006c4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c50:	4606      	mov	r6, r0
 8006c52:	460f      	mov	r7, r1
 8006c54:	4614      	mov	r4, r2
 8006c56:	18d5      	adds	r5, r2, r3
 8006c58:	42ac      	cmp	r4, r5
 8006c5a:	d101      	bne.n	8006c60 <__sfputs_r+0x12>
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	e007      	b.n	8006c70 <__sfputs_r+0x22>
 8006c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c64:	463a      	mov	r2, r7
 8006c66:	4630      	mov	r0, r6
 8006c68:	f7ff ffda 	bl	8006c20 <__sfputc_r>
 8006c6c:	1c43      	adds	r3, r0, #1
 8006c6e:	d1f3      	bne.n	8006c58 <__sfputs_r+0xa>
 8006c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c74 <_vfiprintf_r>:
 8006c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c78:	460d      	mov	r5, r1
 8006c7a:	b09d      	sub	sp, #116	@ 0x74
 8006c7c:	4614      	mov	r4, r2
 8006c7e:	4698      	mov	r8, r3
 8006c80:	4606      	mov	r6, r0
 8006c82:	b118      	cbz	r0, 8006c8c <_vfiprintf_r+0x18>
 8006c84:	6a03      	ldr	r3, [r0, #32]
 8006c86:	b90b      	cbnz	r3, 8006c8c <_vfiprintf_r+0x18>
 8006c88:	f7fd fdb8 	bl	80047fc <__sinit>
 8006c8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c8e:	07d9      	lsls	r1, r3, #31
 8006c90:	d405      	bmi.n	8006c9e <_vfiprintf_r+0x2a>
 8006c92:	89ab      	ldrh	r3, [r5, #12]
 8006c94:	059a      	lsls	r2, r3, #22
 8006c96:	d402      	bmi.n	8006c9e <_vfiprintf_r+0x2a>
 8006c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c9a:	f7fe fcc4 	bl	8005626 <__retarget_lock_acquire_recursive>
 8006c9e:	89ab      	ldrh	r3, [r5, #12]
 8006ca0:	071b      	lsls	r3, r3, #28
 8006ca2:	d501      	bpl.n	8006ca8 <_vfiprintf_r+0x34>
 8006ca4:	692b      	ldr	r3, [r5, #16]
 8006ca6:	b99b      	cbnz	r3, 8006cd0 <_vfiprintf_r+0x5c>
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4630      	mov	r0, r6
 8006cac:	f000 ffd0 	bl	8007c50 <__swsetup_r>
 8006cb0:	b170      	cbz	r0, 8006cd0 <_vfiprintf_r+0x5c>
 8006cb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cb4:	07dc      	lsls	r4, r3, #31
 8006cb6:	d504      	bpl.n	8006cc2 <_vfiprintf_r+0x4e>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cbc:	b01d      	add	sp, #116	@ 0x74
 8006cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc2:	89ab      	ldrh	r3, [r5, #12]
 8006cc4:	0598      	lsls	r0, r3, #22
 8006cc6:	d4f7      	bmi.n	8006cb8 <_vfiprintf_r+0x44>
 8006cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cca:	f7fe fcad 	bl	8005628 <__retarget_lock_release_recursive>
 8006cce:	e7f3      	b.n	8006cb8 <_vfiprintf_r+0x44>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd4:	2320      	movs	r3, #32
 8006cd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006cda:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cde:	2330      	movs	r3, #48	@ 0x30
 8006ce0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006e90 <_vfiprintf_r+0x21c>
 8006ce4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ce8:	f04f 0901 	mov.w	r9, #1
 8006cec:	4623      	mov	r3, r4
 8006cee:	469a      	mov	sl, r3
 8006cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cf4:	b10a      	cbz	r2, 8006cfa <_vfiprintf_r+0x86>
 8006cf6:	2a25      	cmp	r2, #37	@ 0x25
 8006cf8:	d1f9      	bne.n	8006cee <_vfiprintf_r+0x7a>
 8006cfa:	ebba 0b04 	subs.w	fp, sl, r4
 8006cfe:	d00b      	beq.n	8006d18 <_vfiprintf_r+0xa4>
 8006d00:	465b      	mov	r3, fp
 8006d02:	4622      	mov	r2, r4
 8006d04:	4629      	mov	r1, r5
 8006d06:	4630      	mov	r0, r6
 8006d08:	f7ff ffa1 	bl	8006c4e <__sfputs_r>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f000 80a7 	beq.w	8006e60 <_vfiprintf_r+0x1ec>
 8006d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d14:	445a      	add	r2, fp
 8006d16:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d18:	f89a 3000 	ldrb.w	r3, [sl]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 809f 	beq.w	8006e60 <_vfiprintf_r+0x1ec>
 8006d22:	2300      	movs	r3, #0
 8006d24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d2c:	f10a 0a01 	add.w	sl, sl, #1
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	9307      	str	r3, [sp, #28]
 8006d34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d38:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d3a:	4654      	mov	r4, sl
 8006d3c:	2205      	movs	r2, #5
 8006d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d42:	4853      	ldr	r0, [pc, #332]	@ (8006e90 <_vfiprintf_r+0x21c>)
 8006d44:	f7f9 fa4c 	bl	80001e0 <memchr>
 8006d48:	9a04      	ldr	r2, [sp, #16]
 8006d4a:	b9d8      	cbnz	r0, 8006d84 <_vfiprintf_r+0x110>
 8006d4c:	06d1      	lsls	r1, r2, #27
 8006d4e:	bf44      	itt	mi
 8006d50:	2320      	movmi	r3, #32
 8006d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d56:	0713      	lsls	r3, r2, #28
 8006d58:	bf44      	itt	mi
 8006d5a:	232b      	movmi	r3, #43	@ 0x2b
 8006d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d60:	f89a 3000 	ldrb.w	r3, [sl]
 8006d64:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d66:	d015      	beq.n	8006d94 <_vfiprintf_r+0x120>
 8006d68:	9a07      	ldr	r2, [sp, #28]
 8006d6a:	4654      	mov	r4, sl
 8006d6c:	2000      	movs	r0, #0
 8006d6e:	f04f 0c0a 	mov.w	ip, #10
 8006d72:	4621      	mov	r1, r4
 8006d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d78:	3b30      	subs	r3, #48	@ 0x30
 8006d7a:	2b09      	cmp	r3, #9
 8006d7c:	d94b      	bls.n	8006e16 <_vfiprintf_r+0x1a2>
 8006d7e:	b1b0      	cbz	r0, 8006dae <_vfiprintf_r+0x13a>
 8006d80:	9207      	str	r2, [sp, #28]
 8006d82:	e014      	b.n	8006dae <_vfiprintf_r+0x13a>
 8006d84:	eba0 0308 	sub.w	r3, r0, r8
 8006d88:	fa09 f303 	lsl.w	r3, r9, r3
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	9304      	str	r3, [sp, #16]
 8006d90:	46a2      	mov	sl, r4
 8006d92:	e7d2      	b.n	8006d3a <_vfiprintf_r+0xc6>
 8006d94:	9b03      	ldr	r3, [sp, #12]
 8006d96:	1d19      	adds	r1, r3, #4
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	9103      	str	r1, [sp, #12]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	bfbb      	ittet	lt
 8006da0:	425b      	neglt	r3, r3
 8006da2:	f042 0202 	orrlt.w	r2, r2, #2
 8006da6:	9307      	strge	r3, [sp, #28]
 8006da8:	9307      	strlt	r3, [sp, #28]
 8006daa:	bfb8      	it	lt
 8006dac:	9204      	strlt	r2, [sp, #16]
 8006dae:	7823      	ldrb	r3, [r4, #0]
 8006db0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006db2:	d10a      	bne.n	8006dca <_vfiprintf_r+0x156>
 8006db4:	7863      	ldrb	r3, [r4, #1]
 8006db6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006db8:	d132      	bne.n	8006e20 <_vfiprintf_r+0x1ac>
 8006dba:	9b03      	ldr	r3, [sp, #12]
 8006dbc:	1d1a      	adds	r2, r3, #4
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	9203      	str	r2, [sp, #12]
 8006dc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006dc6:	3402      	adds	r4, #2
 8006dc8:	9305      	str	r3, [sp, #20]
 8006dca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ea0 <_vfiprintf_r+0x22c>
 8006dce:	7821      	ldrb	r1, [r4, #0]
 8006dd0:	2203      	movs	r2, #3
 8006dd2:	4650      	mov	r0, sl
 8006dd4:	f7f9 fa04 	bl	80001e0 <memchr>
 8006dd8:	b138      	cbz	r0, 8006dea <_vfiprintf_r+0x176>
 8006dda:	9b04      	ldr	r3, [sp, #16]
 8006ddc:	eba0 000a 	sub.w	r0, r0, sl
 8006de0:	2240      	movs	r2, #64	@ 0x40
 8006de2:	4082      	lsls	r2, r0
 8006de4:	4313      	orrs	r3, r2
 8006de6:	3401      	adds	r4, #1
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dee:	4829      	ldr	r0, [pc, #164]	@ (8006e94 <_vfiprintf_r+0x220>)
 8006df0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006df4:	2206      	movs	r2, #6
 8006df6:	f7f9 f9f3 	bl	80001e0 <memchr>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d03f      	beq.n	8006e7e <_vfiprintf_r+0x20a>
 8006dfe:	4b26      	ldr	r3, [pc, #152]	@ (8006e98 <_vfiprintf_r+0x224>)
 8006e00:	bb1b      	cbnz	r3, 8006e4a <_vfiprintf_r+0x1d6>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	3307      	adds	r3, #7
 8006e06:	f023 0307 	bic.w	r3, r3, #7
 8006e0a:	3308      	adds	r3, #8
 8006e0c:	9303      	str	r3, [sp, #12]
 8006e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e10:	443b      	add	r3, r7
 8006e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e14:	e76a      	b.n	8006cec <_vfiprintf_r+0x78>
 8006e16:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	2001      	movs	r0, #1
 8006e1e:	e7a8      	b.n	8006d72 <_vfiprintf_r+0xfe>
 8006e20:	2300      	movs	r3, #0
 8006e22:	3401      	adds	r4, #1
 8006e24:	9305      	str	r3, [sp, #20]
 8006e26:	4619      	mov	r1, r3
 8006e28:	f04f 0c0a 	mov.w	ip, #10
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e32:	3a30      	subs	r2, #48	@ 0x30
 8006e34:	2a09      	cmp	r2, #9
 8006e36:	d903      	bls.n	8006e40 <_vfiprintf_r+0x1cc>
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d0c6      	beq.n	8006dca <_vfiprintf_r+0x156>
 8006e3c:	9105      	str	r1, [sp, #20]
 8006e3e:	e7c4      	b.n	8006dca <_vfiprintf_r+0x156>
 8006e40:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e44:	4604      	mov	r4, r0
 8006e46:	2301      	movs	r3, #1
 8006e48:	e7f0      	b.n	8006e2c <_vfiprintf_r+0x1b8>
 8006e4a:	ab03      	add	r3, sp, #12
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	462a      	mov	r2, r5
 8006e50:	4b12      	ldr	r3, [pc, #72]	@ (8006e9c <_vfiprintf_r+0x228>)
 8006e52:	a904      	add	r1, sp, #16
 8006e54:	4630      	mov	r0, r6
 8006e56:	f7fc fe59 	bl	8003b0c <_printf_float>
 8006e5a:	4607      	mov	r7, r0
 8006e5c:	1c78      	adds	r0, r7, #1
 8006e5e:	d1d6      	bne.n	8006e0e <_vfiprintf_r+0x19a>
 8006e60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e62:	07d9      	lsls	r1, r3, #31
 8006e64:	d405      	bmi.n	8006e72 <_vfiprintf_r+0x1fe>
 8006e66:	89ab      	ldrh	r3, [r5, #12]
 8006e68:	059a      	lsls	r2, r3, #22
 8006e6a:	d402      	bmi.n	8006e72 <_vfiprintf_r+0x1fe>
 8006e6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e6e:	f7fe fbdb 	bl	8005628 <__retarget_lock_release_recursive>
 8006e72:	89ab      	ldrh	r3, [r5, #12]
 8006e74:	065b      	lsls	r3, r3, #25
 8006e76:	f53f af1f 	bmi.w	8006cb8 <_vfiprintf_r+0x44>
 8006e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e7c:	e71e      	b.n	8006cbc <_vfiprintf_r+0x48>
 8006e7e:	ab03      	add	r3, sp, #12
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	462a      	mov	r2, r5
 8006e84:	4b05      	ldr	r3, [pc, #20]	@ (8006e9c <_vfiprintf_r+0x228>)
 8006e86:	a904      	add	r1, sp, #16
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f7fd f8d7 	bl	800403c <_printf_i>
 8006e8e:	e7e4      	b.n	8006e5a <_vfiprintf_r+0x1e6>
 8006e90:	0800839e 	.word	0x0800839e
 8006e94:	080083a8 	.word	0x080083a8
 8006e98:	08003b0d 	.word	0x08003b0d
 8006e9c:	08006c4f 	.word	0x08006c4f
 8006ea0:	080083a4 	.word	0x080083a4

08006ea4 <malloc>:
 8006ea4:	4b02      	ldr	r3, [pc, #8]	@ (8006eb0 <malloc+0xc>)
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	f000 b825 	b.w	8006ef8 <_malloc_r>
 8006eae:	bf00      	nop
 8006eb0:	20000204 	.word	0x20000204

08006eb4 <sbrk_aligned>:
 8006eb4:	b570      	push	{r4, r5, r6, lr}
 8006eb6:	4e0f      	ldr	r6, [pc, #60]	@ (8006ef4 <sbrk_aligned+0x40>)
 8006eb8:	460c      	mov	r4, r1
 8006eba:	6831      	ldr	r1, [r6, #0]
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	b911      	cbnz	r1, 8006ec6 <sbrk_aligned+0x12>
 8006ec0:	f000 fffc 	bl	8007ebc <_sbrk_r>
 8006ec4:	6030      	str	r0, [r6, #0]
 8006ec6:	4621      	mov	r1, r4
 8006ec8:	4628      	mov	r0, r5
 8006eca:	f000 fff7 	bl	8007ebc <_sbrk_r>
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	d103      	bne.n	8006eda <sbrk_aligned+0x26>
 8006ed2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	bd70      	pop	{r4, r5, r6, pc}
 8006eda:	1cc4      	adds	r4, r0, #3
 8006edc:	f024 0403 	bic.w	r4, r4, #3
 8006ee0:	42a0      	cmp	r0, r4
 8006ee2:	d0f8      	beq.n	8006ed6 <sbrk_aligned+0x22>
 8006ee4:	1a21      	subs	r1, r4, r0
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f000 ffe8 	bl	8007ebc <_sbrk_r>
 8006eec:	3001      	adds	r0, #1
 8006eee:	d1f2      	bne.n	8006ed6 <sbrk_aligned+0x22>
 8006ef0:	e7ef      	b.n	8006ed2 <sbrk_aligned+0x1e>
 8006ef2:	bf00      	nop
 8006ef4:	20005460 	.word	0x20005460

08006ef8 <_malloc_r>:
 8006ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006efc:	1ccd      	adds	r5, r1, #3
 8006efe:	f025 0503 	bic.w	r5, r5, #3
 8006f02:	3508      	adds	r5, #8
 8006f04:	2d0c      	cmp	r5, #12
 8006f06:	bf38      	it	cc
 8006f08:	250c      	movcc	r5, #12
 8006f0a:	2d00      	cmp	r5, #0
 8006f0c:	4606      	mov	r6, r0
 8006f0e:	db01      	blt.n	8006f14 <_malloc_r+0x1c>
 8006f10:	42a9      	cmp	r1, r5
 8006f12:	d904      	bls.n	8006f1e <_malloc_r+0x26>
 8006f14:	230c      	movs	r3, #12
 8006f16:	6033      	str	r3, [r6, #0]
 8006f18:	2000      	movs	r0, #0
 8006f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ff4 <_malloc_r+0xfc>
 8006f22:	f000 f927 	bl	8007174 <__malloc_lock>
 8006f26:	f8d8 3000 	ldr.w	r3, [r8]
 8006f2a:	461c      	mov	r4, r3
 8006f2c:	bb44      	cbnz	r4, 8006f80 <_malloc_r+0x88>
 8006f2e:	4629      	mov	r1, r5
 8006f30:	4630      	mov	r0, r6
 8006f32:	f7ff ffbf 	bl	8006eb4 <sbrk_aligned>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	4604      	mov	r4, r0
 8006f3a:	d158      	bne.n	8006fee <_malloc_r+0xf6>
 8006f3c:	f8d8 4000 	ldr.w	r4, [r8]
 8006f40:	4627      	mov	r7, r4
 8006f42:	2f00      	cmp	r7, #0
 8006f44:	d143      	bne.n	8006fce <_malloc_r+0xd6>
 8006f46:	2c00      	cmp	r4, #0
 8006f48:	d04b      	beq.n	8006fe2 <_malloc_r+0xea>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	4630      	mov	r0, r6
 8006f50:	eb04 0903 	add.w	r9, r4, r3
 8006f54:	f000 ffb2 	bl	8007ebc <_sbrk_r>
 8006f58:	4581      	cmp	r9, r0
 8006f5a:	d142      	bne.n	8006fe2 <_malloc_r+0xea>
 8006f5c:	6821      	ldr	r1, [r4, #0]
 8006f5e:	1a6d      	subs	r5, r5, r1
 8006f60:	4629      	mov	r1, r5
 8006f62:	4630      	mov	r0, r6
 8006f64:	f7ff ffa6 	bl	8006eb4 <sbrk_aligned>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d03a      	beq.n	8006fe2 <_malloc_r+0xea>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	442b      	add	r3, r5
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	f8d8 3000 	ldr.w	r3, [r8]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	bb62      	cbnz	r2, 8006fd4 <_malloc_r+0xdc>
 8006f7a:	f8c8 7000 	str.w	r7, [r8]
 8006f7e:	e00f      	b.n	8006fa0 <_malloc_r+0xa8>
 8006f80:	6822      	ldr	r2, [r4, #0]
 8006f82:	1b52      	subs	r2, r2, r5
 8006f84:	d420      	bmi.n	8006fc8 <_malloc_r+0xd0>
 8006f86:	2a0b      	cmp	r2, #11
 8006f88:	d917      	bls.n	8006fba <_malloc_r+0xc2>
 8006f8a:	1961      	adds	r1, r4, r5
 8006f8c:	42a3      	cmp	r3, r4
 8006f8e:	6025      	str	r5, [r4, #0]
 8006f90:	bf18      	it	ne
 8006f92:	6059      	strne	r1, [r3, #4]
 8006f94:	6863      	ldr	r3, [r4, #4]
 8006f96:	bf08      	it	eq
 8006f98:	f8c8 1000 	streq.w	r1, [r8]
 8006f9c:	5162      	str	r2, [r4, r5]
 8006f9e:	604b      	str	r3, [r1, #4]
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	f000 f8ed 	bl	8007180 <__malloc_unlock>
 8006fa6:	f104 000b 	add.w	r0, r4, #11
 8006faa:	1d23      	adds	r3, r4, #4
 8006fac:	f020 0007 	bic.w	r0, r0, #7
 8006fb0:	1ac2      	subs	r2, r0, r3
 8006fb2:	bf1c      	itt	ne
 8006fb4:	1a1b      	subne	r3, r3, r0
 8006fb6:	50a3      	strne	r3, [r4, r2]
 8006fb8:	e7af      	b.n	8006f1a <_malloc_r+0x22>
 8006fba:	6862      	ldr	r2, [r4, #4]
 8006fbc:	42a3      	cmp	r3, r4
 8006fbe:	bf0c      	ite	eq
 8006fc0:	f8c8 2000 	streq.w	r2, [r8]
 8006fc4:	605a      	strne	r2, [r3, #4]
 8006fc6:	e7eb      	b.n	8006fa0 <_malloc_r+0xa8>
 8006fc8:	4623      	mov	r3, r4
 8006fca:	6864      	ldr	r4, [r4, #4]
 8006fcc:	e7ae      	b.n	8006f2c <_malloc_r+0x34>
 8006fce:	463c      	mov	r4, r7
 8006fd0:	687f      	ldr	r7, [r7, #4]
 8006fd2:	e7b6      	b.n	8006f42 <_malloc_r+0x4a>
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	d1fb      	bne.n	8006fd4 <_malloc_r+0xdc>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	6053      	str	r3, [r2, #4]
 8006fe0:	e7de      	b.n	8006fa0 <_malloc_r+0xa8>
 8006fe2:	230c      	movs	r3, #12
 8006fe4:	6033      	str	r3, [r6, #0]
 8006fe6:	4630      	mov	r0, r6
 8006fe8:	f000 f8ca 	bl	8007180 <__malloc_unlock>
 8006fec:	e794      	b.n	8006f18 <_malloc_r+0x20>
 8006fee:	6005      	str	r5, [r0, #0]
 8006ff0:	e7d6      	b.n	8006fa0 <_malloc_r+0xa8>
 8006ff2:	bf00      	nop
 8006ff4:	20005464 	.word	0x20005464

08006ff8 <__ascii_mbtowc>:
 8006ff8:	b082      	sub	sp, #8
 8006ffa:	b901      	cbnz	r1, 8006ffe <__ascii_mbtowc+0x6>
 8006ffc:	a901      	add	r1, sp, #4
 8006ffe:	b142      	cbz	r2, 8007012 <__ascii_mbtowc+0x1a>
 8007000:	b14b      	cbz	r3, 8007016 <__ascii_mbtowc+0x1e>
 8007002:	7813      	ldrb	r3, [r2, #0]
 8007004:	600b      	str	r3, [r1, #0]
 8007006:	7812      	ldrb	r2, [r2, #0]
 8007008:	1e10      	subs	r0, r2, #0
 800700a:	bf18      	it	ne
 800700c:	2001      	movne	r0, #1
 800700e:	b002      	add	sp, #8
 8007010:	4770      	bx	lr
 8007012:	4610      	mov	r0, r2
 8007014:	e7fb      	b.n	800700e <__ascii_mbtowc+0x16>
 8007016:	f06f 0001 	mvn.w	r0, #1
 800701a:	e7f8      	b.n	800700e <__ascii_mbtowc+0x16>

0800701c <__sflush_r>:
 800701c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007024:	0716      	lsls	r6, r2, #28
 8007026:	4605      	mov	r5, r0
 8007028:	460c      	mov	r4, r1
 800702a:	d454      	bmi.n	80070d6 <__sflush_r+0xba>
 800702c:	684b      	ldr	r3, [r1, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	dc02      	bgt.n	8007038 <__sflush_r+0x1c>
 8007032:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	dd48      	ble.n	80070ca <__sflush_r+0xae>
 8007038:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800703a:	2e00      	cmp	r6, #0
 800703c:	d045      	beq.n	80070ca <__sflush_r+0xae>
 800703e:	2300      	movs	r3, #0
 8007040:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007044:	682f      	ldr	r7, [r5, #0]
 8007046:	6a21      	ldr	r1, [r4, #32]
 8007048:	602b      	str	r3, [r5, #0]
 800704a:	d030      	beq.n	80070ae <__sflush_r+0x92>
 800704c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800704e:	89a3      	ldrh	r3, [r4, #12]
 8007050:	0759      	lsls	r1, r3, #29
 8007052:	d505      	bpl.n	8007060 <__sflush_r+0x44>
 8007054:	6863      	ldr	r3, [r4, #4]
 8007056:	1ad2      	subs	r2, r2, r3
 8007058:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800705a:	b10b      	cbz	r3, 8007060 <__sflush_r+0x44>
 800705c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800705e:	1ad2      	subs	r2, r2, r3
 8007060:	2300      	movs	r3, #0
 8007062:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007064:	6a21      	ldr	r1, [r4, #32]
 8007066:	4628      	mov	r0, r5
 8007068:	47b0      	blx	r6
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	d106      	bne.n	800707e <__sflush_r+0x62>
 8007070:	6829      	ldr	r1, [r5, #0]
 8007072:	291d      	cmp	r1, #29
 8007074:	d82b      	bhi.n	80070ce <__sflush_r+0xb2>
 8007076:	4a2a      	ldr	r2, [pc, #168]	@ (8007120 <__sflush_r+0x104>)
 8007078:	410a      	asrs	r2, r1
 800707a:	07d6      	lsls	r6, r2, #31
 800707c:	d427      	bmi.n	80070ce <__sflush_r+0xb2>
 800707e:	2200      	movs	r2, #0
 8007080:	6062      	str	r2, [r4, #4]
 8007082:	04d9      	lsls	r1, r3, #19
 8007084:	6922      	ldr	r2, [r4, #16]
 8007086:	6022      	str	r2, [r4, #0]
 8007088:	d504      	bpl.n	8007094 <__sflush_r+0x78>
 800708a:	1c42      	adds	r2, r0, #1
 800708c:	d101      	bne.n	8007092 <__sflush_r+0x76>
 800708e:	682b      	ldr	r3, [r5, #0]
 8007090:	b903      	cbnz	r3, 8007094 <__sflush_r+0x78>
 8007092:	6560      	str	r0, [r4, #84]	@ 0x54
 8007094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007096:	602f      	str	r7, [r5, #0]
 8007098:	b1b9      	cbz	r1, 80070ca <__sflush_r+0xae>
 800709a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800709e:	4299      	cmp	r1, r3
 80070a0:	d002      	beq.n	80070a8 <__sflush_r+0x8c>
 80070a2:	4628      	mov	r0, r5
 80070a4:	f000 ff5e 	bl	8007f64 <_free_r>
 80070a8:	2300      	movs	r3, #0
 80070aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80070ac:	e00d      	b.n	80070ca <__sflush_r+0xae>
 80070ae:	2301      	movs	r3, #1
 80070b0:	4628      	mov	r0, r5
 80070b2:	47b0      	blx	r6
 80070b4:	4602      	mov	r2, r0
 80070b6:	1c50      	adds	r0, r2, #1
 80070b8:	d1c9      	bne.n	800704e <__sflush_r+0x32>
 80070ba:	682b      	ldr	r3, [r5, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0c6      	beq.n	800704e <__sflush_r+0x32>
 80070c0:	2b1d      	cmp	r3, #29
 80070c2:	d001      	beq.n	80070c8 <__sflush_r+0xac>
 80070c4:	2b16      	cmp	r3, #22
 80070c6:	d11e      	bne.n	8007106 <__sflush_r+0xea>
 80070c8:	602f      	str	r7, [r5, #0]
 80070ca:	2000      	movs	r0, #0
 80070cc:	e022      	b.n	8007114 <__sflush_r+0xf8>
 80070ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070d2:	b21b      	sxth	r3, r3
 80070d4:	e01b      	b.n	800710e <__sflush_r+0xf2>
 80070d6:	690f      	ldr	r7, [r1, #16]
 80070d8:	2f00      	cmp	r7, #0
 80070da:	d0f6      	beq.n	80070ca <__sflush_r+0xae>
 80070dc:	0793      	lsls	r3, r2, #30
 80070de:	680e      	ldr	r6, [r1, #0]
 80070e0:	bf08      	it	eq
 80070e2:	694b      	ldreq	r3, [r1, #20]
 80070e4:	600f      	str	r7, [r1, #0]
 80070e6:	bf18      	it	ne
 80070e8:	2300      	movne	r3, #0
 80070ea:	eba6 0807 	sub.w	r8, r6, r7
 80070ee:	608b      	str	r3, [r1, #8]
 80070f0:	f1b8 0f00 	cmp.w	r8, #0
 80070f4:	dde9      	ble.n	80070ca <__sflush_r+0xae>
 80070f6:	6a21      	ldr	r1, [r4, #32]
 80070f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80070fa:	4643      	mov	r3, r8
 80070fc:	463a      	mov	r2, r7
 80070fe:	4628      	mov	r0, r5
 8007100:	47b0      	blx	r6
 8007102:	2800      	cmp	r0, #0
 8007104:	dc08      	bgt.n	8007118 <__sflush_r+0xfc>
 8007106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800710a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800710e:	81a3      	strh	r3, [r4, #12]
 8007110:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007118:	4407      	add	r7, r0
 800711a:	eba8 0800 	sub.w	r8, r8, r0
 800711e:	e7e7      	b.n	80070f0 <__sflush_r+0xd4>
 8007120:	dfbffffe 	.word	0xdfbffffe

08007124 <_fflush_r>:
 8007124:	b538      	push	{r3, r4, r5, lr}
 8007126:	690b      	ldr	r3, [r1, #16]
 8007128:	4605      	mov	r5, r0
 800712a:	460c      	mov	r4, r1
 800712c:	b913      	cbnz	r3, 8007134 <_fflush_r+0x10>
 800712e:	2500      	movs	r5, #0
 8007130:	4628      	mov	r0, r5
 8007132:	bd38      	pop	{r3, r4, r5, pc}
 8007134:	b118      	cbz	r0, 800713e <_fflush_r+0x1a>
 8007136:	6a03      	ldr	r3, [r0, #32]
 8007138:	b90b      	cbnz	r3, 800713e <_fflush_r+0x1a>
 800713a:	f7fd fb5f 	bl	80047fc <__sinit>
 800713e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0f3      	beq.n	800712e <_fflush_r+0xa>
 8007146:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007148:	07d0      	lsls	r0, r2, #31
 800714a:	d404      	bmi.n	8007156 <_fflush_r+0x32>
 800714c:	0599      	lsls	r1, r3, #22
 800714e:	d402      	bmi.n	8007156 <_fflush_r+0x32>
 8007150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007152:	f7fe fa68 	bl	8005626 <__retarget_lock_acquire_recursive>
 8007156:	4628      	mov	r0, r5
 8007158:	4621      	mov	r1, r4
 800715a:	f7ff ff5f 	bl	800701c <__sflush_r>
 800715e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007160:	07da      	lsls	r2, r3, #31
 8007162:	4605      	mov	r5, r0
 8007164:	d4e4      	bmi.n	8007130 <_fflush_r+0xc>
 8007166:	89a3      	ldrh	r3, [r4, #12]
 8007168:	059b      	lsls	r3, r3, #22
 800716a:	d4e1      	bmi.n	8007130 <_fflush_r+0xc>
 800716c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800716e:	f7fe fa5b 	bl	8005628 <__retarget_lock_release_recursive>
 8007172:	e7dd      	b.n	8007130 <_fflush_r+0xc>

08007174 <__malloc_lock>:
 8007174:	4801      	ldr	r0, [pc, #4]	@ (800717c <__malloc_lock+0x8>)
 8007176:	f7fe ba56 	b.w	8005626 <__retarget_lock_acquire_recursive>
 800717a:	bf00      	nop
 800717c:	2000545c 	.word	0x2000545c

08007180 <__malloc_unlock>:
 8007180:	4801      	ldr	r0, [pc, #4]	@ (8007188 <__malloc_unlock+0x8>)
 8007182:	f7fe ba51 	b.w	8005628 <__retarget_lock_release_recursive>
 8007186:	bf00      	nop
 8007188:	2000545c 	.word	0x2000545c

0800718c <_Balloc>:
 800718c:	b570      	push	{r4, r5, r6, lr}
 800718e:	69c6      	ldr	r6, [r0, #28]
 8007190:	4604      	mov	r4, r0
 8007192:	460d      	mov	r5, r1
 8007194:	b976      	cbnz	r6, 80071b4 <_Balloc+0x28>
 8007196:	2010      	movs	r0, #16
 8007198:	f7ff fe84 	bl	8006ea4 <malloc>
 800719c:	4602      	mov	r2, r0
 800719e:	61e0      	str	r0, [r4, #28]
 80071a0:	b920      	cbnz	r0, 80071ac <_Balloc+0x20>
 80071a2:	4b18      	ldr	r3, [pc, #96]	@ (8007204 <_Balloc+0x78>)
 80071a4:	4818      	ldr	r0, [pc, #96]	@ (8007208 <_Balloc+0x7c>)
 80071a6:	216b      	movs	r1, #107	@ 0x6b
 80071a8:	f000 feaa 	bl	8007f00 <__assert_func>
 80071ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071b0:	6006      	str	r6, [r0, #0]
 80071b2:	60c6      	str	r6, [r0, #12]
 80071b4:	69e6      	ldr	r6, [r4, #28]
 80071b6:	68f3      	ldr	r3, [r6, #12]
 80071b8:	b183      	cbz	r3, 80071dc <_Balloc+0x50>
 80071ba:	69e3      	ldr	r3, [r4, #28]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80071c2:	b9b8      	cbnz	r0, 80071f4 <_Balloc+0x68>
 80071c4:	2101      	movs	r1, #1
 80071c6:	fa01 f605 	lsl.w	r6, r1, r5
 80071ca:	1d72      	adds	r2, r6, #5
 80071cc:	0092      	lsls	r2, r2, #2
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 feb4 	bl	8007f3c <_calloc_r>
 80071d4:	b160      	cbz	r0, 80071f0 <_Balloc+0x64>
 80071d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071da:	e00e      	b.n	80071fa <_Balloc+0x6e>
 80071dc:	2221      	movs	r2, #33	@ 0x21
 80071de:	2104      	movs	r1, #4
 80071e0:	4620      	mov	r0, r4
 80071e2:	f000 feab 	bl	8007f3c <_calloc_r>
 80071e6:	69e3      	ldr	r3, [r4, #28]
 80071e8:	60f0      	str	r0, [r6, #12]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e4      	bne.n	80071ba <_Balloc+0x2e>
 80071f0:	2000      	movs	r0, #0
 80071f2:	bd70      	pop	{r4, r5, r6, pc}
 80071f4:	6802      	ldr	r2, [r0, #0]
 80071f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071fa:	2300      	movs	r3, #0
 80071fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007200:	e7f7      	b.n	80071f2 <_Balloc+0x66>
 8007202:	bf00      	nop
 8007204:	080082be 	.word	0x080082be
 8007208:	080083af 	.word	0x080083af

0800720c <_Bfree>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	69c6      	ldr	r6, [r0, #28]
 8007210:	4605      	mov	r5, r0
 8007212:	460c      	mov	r4, r1
 8007214:	b976      	cbnz	r6, 8007234 <_Bfree+0x28>
 8007216:	2010      	movs	r0, #16
 8007218:	f7ff fe44 	bl	8006ea4 <malloc>
 800721c:	4602      	mov	r2, r0
 800721e:	61e8      	str	r0, [r5, #28]
 8007220:	b920      	cbnz	r0, 800722c <_Bfree+0x20>
 8007222:	4b09      	ldr	r3, [pc, #36]	@ (8007248 <_Bfree+0x3c>)
 8007224:	4809      	ldr	r0, [pc, #36]	@ (800724c <_Bfree+0x40>)
 8007226:	218f      	movs	r1, #143	@ 0x8f
 8007228:	f000 fe6a 	bl	8007f00 <__assert_func>
 800722c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007230:	6006      	str	r6, [r0, #0]
 8007232:	60c6      	str	r6, [r0, #12]
 8007234:	b13c      	cbz	r4, 8007246 <_Bfree+0x3a>
 8007236:	69eb      	ldr	r3, [r5, #28]
 8007238:	6862      	ldr	r2, [r4, #4]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007240:	6021      	str	r1, [r4, #0]
 8007242:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	080082be 	.word	0x080082be
 800724c:	080083af 	.word	0x080083af

08007250 <__multadd>:
 8007250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007254:	690d      	ldr	r5, [r1, #16]
 8007256:	4607      	mov	r7, r0
 8007258:	460c      	mov	r4, r1
 800725a:	461e      	mov	r6, r3
 800725c:	f101 0c14 	add.w	ip, r1, #20
 8007260:	2000      	movs	r0, #0
 8007262:	f8dc 3000 	ldr.w	r3, [ip]
 8007266:	b299      	uxth	r1, r3
 8007268:	fb02 6101 	mla	r1, r2, r1, r6
 800726c:	0c1e      	lsrs	r6, r3, #16
 800726e:	0c0b      	lsrs	r3, r1, #16
 8007270:	fb02 3306 	mla	r3, r2, r6, r3
 8007274:	b289      	uxth	r1, r1
 8007276:	3001      	adds	r0, #1
 8007278:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800727c:	4285      	cmp	r5, r0
 800727e:	f84c 1b04 	str.w	r1, [ip], #4
 8007282:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007286:	dcec      	bgt.n	8007262 <__multadd+0x12>
 8007288:	b30e      	cbz	r6, 80072ce <__multadd+0x7e>
 800728a:	68a3      	ldr	r3, [r4, #8]
 800728c:	42ab      	cmp	r3, r5
 800728e:	dc19      	bgt.n	80072c4 <__multadd+0x74>
 8007290:	6861      	ldr	r1, [r4, #4]
 8007292:	4638      	mov	r0, r7
 8007294:	3101      	adds	r1, #1
 8007296:	f7ff ff79 	bl	800718c <_Balloc>
 800729a:	4680      	mov	r8, r0
 800729c:	b928      	cbnz	r0, 80072aa <__multadd+0x5a>
 800729e:	4602      	mov	r2, r0
 80072a0:	4b0c      	ldr	r3, [pc, #48]	@ (80072d4 <__multadd+0x84>)
 80072a2:	480d      	ldr	r0, [pc, #52]	@ (80072d8 <__multadd+0x88>)
 80072a4:	21ba      	movs	r1, #186	@ 0xba
 80072a6:	f000 fe2b 	bl	8007f00 <__assert_func>
 80072aa:	6922      	ldr	r2, [r4, #16]
 80072ac:	3202      	adds	r2, #2
 80072ae:	f104 010c 	add.w	r1, r4, #12
 80072b2:	0092      	lsls	r2, r2, #2
 80072b4:	300c      	adds	r0, #12
 80072b6:	f7fe f9b8 	bl	800562a <memcpy>
 80072ba:	4621      	mov	r1, r4
 80072bc:	4638      	mov	r0, r7
 80072be:	f7ff ffa5 	bl	800720c <_Bfree>
 80072c2:	4644      	mov	r4, r8
 80072c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072c8:	3501      	adds	r5, #1
 80072ca:	615e      	str	r6, [r3, #20]
 80072cc:	6125      	str	r5, [r4, #16]
 80072ce:	4620      	mov	r0, r4
 80072d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072d4:	0800832d 	.word	0x0800832d
 80072d8:	080083af 	.word	0x080083af

080072dc <__s2b>:
 80072dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e0:	460c      	mov	r4, r1
 80072e2:	4615      	mov	r5, r2
 80072e4:	461f      	mov	r7, r3
 80072e6:	2209      	movs	r2, #9
 80072e8:	3308      	adds	r3, #8
 80072ea:	4606      	mov	r6, r0
 80072ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80072f0:	2100      	movs	r1, #0
 80072f2:	2201      	movs	r2, #1
 80072f4:	429a      	cmp	r2, r3
 80072f6:	db09      	blt.n	800730c <__s2b+0x30>
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7ff ff47 	bl	800718c <_Balloc>
 80072fe:	b940      	cbnz	r0, 8007312 <__s2b+0x36>
 8007300:	4602      	mov	r2, r0
 8007302:	4b19      	ldr	r3, [pc, #100]	@ (8007368 <__s2b+0x8c>)
 8007304:	4819      	ldr	r0, [pc, #100]	@ (800736c <__s2b+0x90>)
 8007306:	21d3      	movs	r1, #211	@ 0xd3
 8007308:	f000 fdfa 	bl	8007f00 <__assert_func>
 800730c:	0052      	lsls	r2, r2, #1
 800730e:	3101      	adds	r1, #1
 8007310:	e7f0      	b.n	80072f4 <__s2b+0x18>
 8007312:	9b08      	ldr	r3, [sp, #32]
 8007314:	6143      	str	r3, [r0, #20]
 8007316:	2d09      	cmp	r5, #9
 8007318:	f04f 0301 	mov.w	r3, #1
 800731c:	6103      	str	r3, [r0, #16]
 800731e:	dd16      	ble.n	800734e <__s2b+0x72>
 8007320:	f104 0909 	add.w	r9, r4, #9
 8007324:	46c8      	mov	r8, r9
 8007326:	442c      	add	r4, r5
 8007328:	f818 3b01 	ldrb.w	r3, [r8], #1
 800732c:	4601      	mov	r1, r0
 800732e:	3b30      	subs	r3, #48	@ 0x30
 8007330:	220a      	movs	r2, #10
 8007332:	4630      	mov	r0, r6
 8007334:	f7ff ff8c 	bl	8007250 <__multadd>
 8007338:	45a0      	cmp	r8, r4
 800733a:	d1f5      	bne.n	8007328 <__s2b+0x4c>
 800733c:	f1a5 0408 	sub.w	r4, r5, #8
 8007340:	444c      	add	r4, r9
 8007342:	1b2d      	subs	r5, r5, r4
 8007344:	1963      	adds	r3, r4, r5
 8007346:	42bb      	cmp	r3, r7
 8007348:	db04      	blt.n	8007354 <__s2b+0x78>
 800734a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800734e:	340a      	adds	r4, #10
 8007350:	2509      	movs	r5, #9
 8007352:	e7f6      	b.n	8007342 <__s2b+0x66>
 8007354:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007358:	4601      	mov	r1, r0
 800735a:	3b30      	subs	r3, #48	@ 0x30
 800735c:	220a      	movs	r2, #10
 800735e:	4630      	mov	r0, r6
 8007360:	f7ff ff76 	bl	8007250 <__multadd>
 8007364:	e7ee      	b.n	8007344 <__s2b+0x68>
 8007366:	bf00      	nop
 8007368:	0800832d 	.word	0x0800832d
 800736c:	080083af 	.word	0x080083af

08007370 <__hi0bits>:
 8007370:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007374:	4603      	mov	r3, r0
 8007376:	bf36      	itet	cc
 8007378:	0403      	lslcc	r3, r0, #16
 800737a:	2000      	movcs	r0, #0
 800737c:	2010      	movcc	r0, #16
 800737e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007382:	bf3c      	itt	cc
 8007384:	021b      	lslcc	r3, r3, #8
 8007386:	3008      	addcc	r0, #8
 8007388:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800738c:	bf3c      	itt	cc
 800738e:	011b      	lslcc	r3, r3, #4
 8007390:	3004      	addcc	r0, #4
 8007392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007396:	bf3c      	itt	cc
 8007398:	009b      	lslcc	r3, r3, #2
 800739a:	3002      	addcc	r0, #2
 800739c:	2b00      	cmp	r3, #0
 800739e:	db05      	blt.n	80073ac <__hi0bits+0x3c>
 80073a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80073a4:	f100 0001 	add.w	r0, r0, #1
 80073a8:	bf08      	it	eq
 80073aa:	2020      	moveq	r0, #32
 80073ac:	4770      	bx	lr

080073ae <__lo0bits>:
 80073ae:	6803      	ldr	r3, [r0, #0]
 80073b0:	4602      	mov	r2, r0
 80073b2:	f013 0007 	ands.w	r0, r3, #7
 80073b6:	d00b      	beq.n	80073d0 <__lo0bits+0x22>
 80073b8:	07d9      	lsls	r1, r3, #31
 80073ba:	d421      	bmi.n	8007400 <__lo0bits+0x52>
 80073bc:	0798      	lsls	r0, r3, #30
 80073be:	bf49      	itett	mi
 80073c0:	085b      	lsrmi	r3, r3, #1
 80073c2:	089b      	lsrpl	r3, r3, #2
 80073c4:	2001      	movmi	r0, #1
 80073c6:	6013      	strmi	r3, [r2, #0]
 80073c8:	bf5c      	itt	pl
 80073ca:	6013      	strpl	r3, [r2, #0]
 80073cc:	2002      	movpl	r0, #2
 80073ce:	4770      	bx	lr
 80073d0:	b299      	uxth	r1, r3
 80073d2:	b909      	cbnz	r1, 80073d8 <__lo0bits+0x2a>
 80073d4:	0c1b      	lsrs	r3, r3, #16
 80073d6:	2010      	movs	r0, #16
 80073d8:	b2d9      	uxtb	r1, r3
 80073da:	b909      	cbnz	r1, 80073e0 <__lo0bits+0x32>
 80073dc:	3008      	adds	r0, #8
 80073de:	0a1b      	lsrs	r3, r3, #8
 80073e0:	0719      	lsls	r1, r3, #28
 80073e2:	bf04      	itt	eq
 80073e4:	091b      	lsreq	r3, r3, #4
 80073e6:	3004      	addeq	r0, #4
 80073e8:	0799      	lsls	r1, r3, #30
 80073ea:	bf04      	itt	eq
 80073ec:	089b      	lsreq	r3, r3, #2
 80073ee:	3002      	addeq	r0, #2
 80073f0:	07d9      	lsls	r1, r3, #31
 80073f2:	d403      	bmi.n	80073fc <__lo0bits+0x4e>
 80073f4:	085b      	lsrs	r3, r3, #1
 80073f6:	f100 0001 	add.w	r0, r0, #1
 80073fa:	d003      	beq.n	8007404 <__lo0bits+0x56>
 80073fc:	6013      	str	r3, [r2, #0]
 80073fe:	4770      	bx	lr
 8007400:	2000      	movs	r0, #0
 8007402:	4770      	bx	lr
 8007404:	2020      	movs	r0, #32
 8007406:	4770      	bx	lr

08007408 <__i2b>:
 8007408:	b510      	push	{r4, lr}
 800740a:	460c      	mov	r4, r1
 800740c:	2101      	movs	r1, #1
 800740e:	f7ff febd 	bl	800718c <_Balloc>
 8007412:	4602      	mov	r2, r0
 8007414:	b928      	cbnz	r0, 8007422 <__i2b+0x1a>
 8007416:	4b05      	ldr	r3, [pc, #20]	@ (800742c <__i2b+0x24>)
 8007418:	4805      	ldr	r0, [pc, #20]	@ (8007430 <__i2b+0x28>)
 800741a:	f240 1145 	movw	r1, #325	@ 0x145
 800741e:	f000 fd6f 	bl	8007f00 <__assert_func>
 8007422:	2301      	movs	r3, #1
 8007424:	6144      	str	r4, [r0, #20]
 8007426:	6103      	str	r3, [r0, #16]
 8007428:	bd10      	pop	{r4, pc}
 800742a:	bf00      	nop
 800742c:	0800832d 	.word	0x0800832d
 8007430:	080083af 	.word	0x080083af

08007434 <__multiply>:
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	4614      	mov	r4, r2
 800743a:	690a      	ldr	r2, [r1, #16]
 800743c:	6923      	ldr	r3, [r4, #16]
 800743e:	429a      	cmp	r2, r3
 8007440:	bfa8      	it	ge
 8007442:	4623      	movge	r3, r4
 8007444:	460f      	mov	r7, r1
 8007446:	bfa4      	itt	ge
 8007448:	460c      	movge	r4, r1
 800744a:	461f      	movge	r7, r3
 800744c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007450:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007454:	68a3      	ldr	r3, [r4, #8]
 8007456:	6861      	ldr	r1, [r4, #4]
 8007458:	eb0a 0609 	add.w	r6, sl, r9
 800745c:	42b3      	cmp	r3, r6
 800745e:	b085      	sub	sp, #20
 8007460:	bfb8      	it	lt
 8007462:	3101      	addlt	r1, #1
 8007464:	f7ff fe92 	bl	800718c <_Balloc>
 8007468:	b930      	cbnz	r0, 8007478 <__multiply+0x44>
 800746a:	4602      	mov	r2, r0
 800746c:	4b44      	ldr	r3, [pc, #272]	@ (8007580 <__multiply+0x14c>)
 800746e:	4845      	ldr	r0, [pc, #276]	@ (8007584 <__multiply+0x150>)
 8007470:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007474:	f000 fd44 	bl	8007f00 <__assert_func>
 8007478:	f100 0514 	add.w	r5, r0, #20
 800747c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007480:	462b      	mov	r3, r5
 8007482:	2200      	movs	r2, #0
 8007484:	4543      	cmp	r3, r8
 8007486:	d321      	bcc.n	80074cc <__multiply+0x98>
 8007488:	f107 0114 	add.w	r1, r7, #20
 800748c:	f104 0214 	add.w	r2, r4, #20
 8007490:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007494:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007498:	9302      	str	r3, [sp, #8]
 800749a:	1b13      	subs	r3, r2, r4
 800749c:	3b15      	subs	r3, #21
 800749e:	f023 0303 	bic.w	r3, r3, #3
 80074a2:	3304      	adds	r3, #4
 80074a4:	f104 0715 	add.w	r7, r4, #21
 80074a8:	42ba      	cmp	r2, r7
 80074aa:	bf38      	it	cc
 80074ac:	2304      	movcc	r3, #4
 80074ae:	9301      	str	r3, [sp, #4]
 80074b0:	9b02      	ldr	r3, [sp, #8]
 80074b2:	9103      	str	r1, [sp, #12]
 80074b4:	428b      	cmp	r3, r1
 80074b6:	d80c      	bhi.n	80074d2 <__multiply+0x9e>
 80074b8:	2e00      	cmp	r6, #0
 80074ba:	dd03      	ble.n	80074c4 <__multiply+0x90>
 80074bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d05b      	beq.n	800757c <__multiply+0x148>
 80074c4:	6106      	str	r6, [r0, #16]
 80074c6:	b005      	add	sp, #20
 80074c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074cc:	f843 2b04 	str.w	r2, [r3], #4
 80074d0:	e7d8      	b.n	8007484 <__multiply+0x50>
 80074d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80074d6:	f1ba 0f00 	cmp.w	sl, #0
 80074da:	d024      	beq.n	8007526 <__multiply+0xf2>
 80074dc:	f104 0e14 	add.w	lr, r4, #20
 80074e0:	46a9      	mov	r9, r5
 80074e2:	f04f 0c00 	mov.w	ip, #0
 80074e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074ea:	f8d9 3000 	ldr.w	r3, [r9]
 80074ee:	fa1f fb87 	uxth.w	fp, r7
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80074f8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80074fc:	f8d9 7000 	ldr.w	r7, [r9]
 8007500:	4463      	add	r3, ip
 8007502:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007506:	fb0a c70b 	mla	r7, sl, fp, ip
 800750a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800750e:	b29b      	uxth	r3, r3
 8007510:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007514:	4572      	cmp	r2, lr
 8007516:	f849 3b04 	str.w	r3, [r9], #4
 800751a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800751e:	d8e2      	bhi.n	80074e6 <__multiply+0xb2>
 8007520:	9b01      	ldr	r3, [sp, #4]
 8007522:	f845 c003 	str.w	ip, [r5, r3]
 8007526:	9b03      	ldr	r3, [sp, #12]
 8007528:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800752c:	3104      	adds	r1, #4
 800752e:	f1b9 0f00 	cmp.w	r9, #0
 8007532:	d021      	beq.n	8007578 <__multiply+0x144>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	f104 0c14 	add.w	ip, r4, #20
 800753a:	46ae      	mov	lr, r5
 800753c:	f04f 0a00 	mov.w	sl, #0
 8007540:	f8bc b000 	ldrh.w	fp, [ip]
 8007544:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007548:	fb09 770b 	mla	r7, r9, fp, r7
 800754c:	4457      	add	r7, sl
 800754e:	b29b      	uxth	r3, r3
 8007550:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007554:	f84e 3b04 	str.w	r3, [lr], #4
 8007558:	f85c 3b04 	ldr.w	r3, [ip], #4
 800755c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007560:	f8be 3000 	ldrh.w	r3, [lr]
 8007564:	fb09 330a 	mla	r3, r9, sl, r3
 8007568:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800756c:	4562      	cmp	r2, ip
 800756e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007572:	d8e5      	bhi.n	8007540 <__multiply+0x10c>
 8007574:	9f01      	ldr	r7, [sp, #4]
 8007576:	51eb      	str	r3, [r5, r7]
 8007578:	3504      	adds	r5, #4
 800757a:	e799      	b.n	80074b0 <__multiply+0x7c>
 800757c:	3e01      	subs	r6, #1
 800757e:	e79b      	b.n	80074b8 <__multiply+0x84>
 8007580:	0800832d 	.word	0x0800832d
 8007584:	080083af 	.word	0x080083af

08007588 <__pow5mult>:
 8007588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800758c:	4615      	mov	r5, r2
 800758e:	f012 0203 	ands.w	r2, r2, #3
 8007592:	4607      	mov	r7, r0
 8007594:	460e      	mov	r6, r1
 8007596:	d007      	beq.n	80075a8 <__pow5mult+0x20>
 8007598:	4c25      	ldr	r4, [pc, #148]	@ (8007630 <__pow5mult+0xa8>)
 800759a:	3a01      	subs	r2, #1
 800759c:	2300      	movs	r3, #0
 800759e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075a2:	f7ff fe55 	bl	8007250 <__multadd>
 80075a6:	4606      	mov	r6, r0
 80075a8:	10ad      	asrs	r5, r5, #2
 80075aa:	d03d      	beq.n	8007628 <__pow5mult+0xa0>
 80075ac:	69fc      	ldr	r4, [r7, #28]
 80075ae:	b97c      	cbnz	r4, 80075d0 <__pow5mult+0x48>
 80075b0:	2010      	movs	r0, #16
 80075b2:	f7ff fc77 	bl	8006ea4 <malloc>
 80075b6:	4602      	mov	r2, r0
 80075b8:	61f8      	str	r0, [r7, #28]
 80075ba:	b928      	cbnz	r0, 80075c8 <__pow5mult+0x40>
 80075bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007634 <__pow5mult+0xac>)
 80075be:	481e      	ldr	r0, [pc, #120]	@ (8007638 <__pow5mult+0xb0>)
 80075c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80075c4:	f000 fc9c 	bl	8007f00 <__assert_func>
 80075c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075cc:	6004      	str	r4, [r0, #0]
 80075ce:	60c4      	str	r4, [r0, #12]
 80075d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80075d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075d8:	b94c      	cbnz	r4, 80075ee <__pow5mult+0x66>
 80075da:	f240 2171 	movw	r1, #625	@ 0x271
 80075de:	4638      	mov	r0, r7
 80075e0:	f7ff ff12 	bl	8007408 <__i2b>
 80075e4:	2300      	movs	r3, #0
 80075e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80075ea:	4604      	mov	r4, r0
 80075ec:	6003      	str	r3, [r0, #0]
 80075ee:	f04f 0900 	mov.w	r9, #0
 80075f2:	07eb      	lsls	r3, r5, #31
 80075f4:	d50a      	bpl.n	800760c <__pow5mult+0x84>
 80075f6:	4631      	mov	r1, r6
 80075f8:	4622      	mov	r2, r4
 80075fa:	4638      	mov	r0, r7
 80075fc:	f7ff ff1a 	bl	8007434 <__multiply>
 8007600:	4631      	mov	r1, r6
 8007602:	4680      	mov	r8, r0
 8007604:	4638      	mov	r0, r7
 8007606:	f7ff fe01 	bl	800720c <_Bfree>
 800760a:	4646      	mov	r6, r8
 800760c:	106d      	asrs	r5, r5, #1
 800760e:	d00b      	beq.n	8007628 <__pow5mult+0xa0>
 8007610:	6820      	ldr	r0, [r4, #0]
 8007612:	b938      	cbnz	r0, 8007624 <__pow5mult+0x9c>
 8007614:	4622      	mov	r2, r4
 8007616:	4621      	mov	r1, r4
 8007618:	4638      	mov	r0, r7
 800761a:	f7ff ff0b 	bl	8007434 <__multiply>
 800761e:	6020      	str	r0, [r4, #0]
 8007620:	f8c0 9000 	str.w	r9, [r0]
 8007624:	4604      	mov	r4, r0
 8007626:	e7e4      	b.n	80075f2 <__pow5mult+0x6a>
 8007628:	4630      	mov	r0, r6
 800762a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800762e:	bf00      	nop
 8007630:	08008408 	.word	0x08008408
 8007634:	080082be 	.word	0x080082be
 8007638:	080083af 	.word	0x080083af

0800763c <__lshift>:
 800763c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007640:	460c      	mov	r4, r1
 8007642:	6849      	ldr	r1, [r1, #4]
 8007644:	6923      	ldr	r3, [r4, #16]
 8007646:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800764a:	68a3      	ldr	r3, [r4, #8]
 800764c:	4607      	mov	r7, r0
 800764e:	4691      	mov	r9, r2
 8007650:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007654:	f108 0601 	add.w	r6, r8, #1
 8007658:	42b3      	cmp	r3, r6
 800765a:	db0b      	blt.n	8007674 <__lshift+0x38>
 800765c:	4638      	mov	r0, r7
 800765e:	f7ff fd95 	bl	800718c <_Balloc>
 8007662:	4605      	mov	r5, r0
 8007664:	b948      	cbnz	r0, 800767a <__lshift+0x3e>
 8007666:	4602      	mov	r2, r0
 8007668:	4b28      	ldr	r3, [pc, #160]	@ (800770c <__lshift+0xd0>)
 800766a:	4829      	ldr	r0, [pc, #164]	@ (8007710 <__lshift+0xd4>)
 800766c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007670:	f000 fc46 	bl	8007f00 <__assert_func>
 8007674:	3101      	adds	r1, #1
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	e7ee      	b.n	8007658 <__lshift+0x1c>
 800767a:	2300      	movs	r3, #0
 800767c:	f100 0114 	add.w	r1, r0, #20
 8007680:	f100 0210 	add.w	r2, r0, #16
 8007684:	4618      	mov	r0, r3
 8007686:	4553      	cmp	r3, sl
 8007688:	db33      	blt.n	80076f2 <__lshift+0xb6>
 800768a:	6920      	ldr	r0, [r4, #16]
 800768c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007690:	f104 0314 	add.w	r3, r4, #20
 8007694:	f019 091f 	ands.w	r9, r9, #31
 8007698:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800769c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80076a0:	d02b      	beq.n	80076fa <__lshift+0xbe>
 80076a2:	f1c9 0e20 	rsb	lr, r9, #32
 80076a6:	468a      	mov	sl, r1
 80076a8:	2200      	movs	r2, #0
 80076aa:	6818      	ldr	r0, [r3, #0]
 80076ac:	fa00 f009 	lsl.w	r0, r0, r9
 80076b0:	4310      	orrs	r0, r2
 80076b2:	f84a 0b04 	str.w	r0, [sl], #4
 80076b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076ba:	459c      	cmp	ip, r3
 80076bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80076c0:	d8f3      	bhi.n	80076aa <__lshift+0x6e>
 80076c2:	ebac 0304 	sub.w	r3, ip, r4
 80076c6:	3b15      	subs	r3, #21
 80076c8:	f023 0303 	bic.w	r3, r3, #3
 80076cc:	3304      	adds	r3, #4
 80076ce:	f104 0015 	add.w	r0, r4, #21
 80076d2:	4584      	cmp	ip, r0
 80076d4:	bf38      	it	cc
 80076d6:	2304      	movcc	r3, #4
 80076d8:	50ca      	str	r2, [r1, r3]
 80076da:	b10a      	cbz	r2, 80076e0 <__lshift+0xa4>
 80076dc:	f108 0602 	add.w	r6, r8, #2
 80076e0:	3e01      	subs	r6, #1
 80076e2:	4638      	mov	r0, r7
 80076e4:	612e      	str	r6, [r5, #16]
 80076e6:	4621      	mov	r1, r4
 80076e8:	f7ff fd90 	bl	800720c <_Bfree>
 80076ec:	4628      	mov	r0, r5
 80076ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80076f6:	3301      	adds	r3, #1
 80076f8:	e7c5      	b.n	8007686 <__lshift+0x4a>
 80076fa:	3904      	subs	r1, #4
 80076fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007700:	f841 2f04 	str.w	r2, [r1, #4]!
 8007704:	459c      	cmp	ip, r3
 8007706:	d8f9      	bhi.n	80076fc <__lshift+0xc0>
 8007708:	e7ea      	b.n	80076e0 <__lshift+0xa4>
 800770a:	bf00      	nop
 800770c:	0800832d 	.word	0x0800832d
 8007710:	080083af 	.word	0x080083af

08007714 <__mcmp>:
 8007714:	690a      	ldr	r2, [r1, #16]
 8007716:	4603      	mov	r3, r0
 8007718:	6900      	ldr	r0, [r0, #16]
 800771a:	1a80      	subs	r0, r0, r2
 800771c:	b530      	push	{r4, r5, lr}
 800771e:	d10e      	bne.n	800773e <__mcmp+0x2a>
 8007720:	3314      	adds	r3, #20
 8007722:	3114      	adds	r1, #20
 8007724:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007728:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800772c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007730:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007734:	4295      	cmp	r5, r2
 8007736:	d003      	beq.n	8007740 <__mcmp+0x2c>
 8007738:	d205      	bcs.n	8007746 <__mcmp+0x32>
 800773a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800773e:	bd30      	pop	{r4, r5, pc}
 8007740:	42a3      	cmp	r3, r4
 8007742:	d3f3      	bcc.n	800772c <__mcmp+0x18>
 8007744:	e7fb      	b.n	800773e <__mcmp+0x2a>
 8007746:	2001      	movs	r0, #1
 8007748:	e7f9      	b.n	800773e <__mcmp+0x2a>
	...

0800774c <__mdiff>:
 800774c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007750:	4689      	mov	r9, r1
 8007752:	4606      	mov	r6, r0
 8007754:	4611      	mov	r1, r2
 8007756:	4648      	mov	r0, r9
 8007758:	4614      	mov	r4, r2
 800775a:	f7ff ffdb 	bl	8007714 <__mcmp>
 800775e:	1e05      	subs	r5, r0, #0
 8007760:	d112      	bne.n	8007788 <__mdiff+0x3c>
 8007762:	4629      	mov	r1, r5
 8007764:	4630      	mov	r0, r6
 8007766:	f7ff fd11 	bl	800718c <_Balloc>
 800776a:	4602      	mov	r2, r0
 800776c:	b928      	cbnz	r0, 800777a <__mdiff+0x2e>
 800776e:	4b3f      	ldr	r3, [pc, #252]	@ (800786c <__mdiff+0x120>)
 8007770:	f240 2137 	movw	r1, #567	@ 0x237
 8007774:	483e      	ldr	r0, [pc, #248]	@ (8007870 <__mdiff+0x124>)
 8007776:	f000 fbc3 	bl	8007f00 <__assert_func>
 800777a:	2301      	movs	r3, #1
 800777c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007780:	4610      	mov	r0, r2
 8007782:	b003      	add	sp, #12
 8007784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007788:	bfbc      	itt	lt
 800778a:	464b      	movlt	r3, r9
 800778c:	46a1      	movlt	r9, r4
 800778e:	4630      	mov	r0, r6
 8007790:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007794:	bfba      	itte	lt
 8007796:	461c      	movlt	r4, r3
 8007798:	2501      	movlt	r5, #1
 800779a:	2500      	movge	r5, #0
 800779c:	f7ff fcf6 	bl	800718c <_Balloc>
 80077a0:	4602      	mov	r2, r0
 80077a2:	b918      	cbnz	r0, 80077ac <__mdiff+0x60>
 80077a4:	4b31      	ldr	r3, [pc, #196]	@ (800786c <__mdiff+0x120>)
 80077a6:	f240 2145 	movw	r1, #581	@ 0x245
 80077aa:	e7e3      	b.n	8007774 <__mdiff+0x28>
 80077ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80077b0:	6926      	ldr	r6, [r4, #16]
 80077b2:	60c5      	str	r5, [r0, #12]
 80077b4:	f109 0310 	add.w	r3, r9, #16
 80077b8:	f109 0514 	add.w	r5, r9, #20
 80077bc:	f104 0e14 	add.w	lr, r4, #20
 80077c0:	f100 0b14 	add.w	fp, r0, #20
 80077c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80077c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	46d9      	mov	r9, fp
 80077d0:	f04f 0c00 	mov.w	ip, #0
 80077d4:	9b01      	ldr	r3, [sp, #4]
 80077d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	fa1f f38a 	uxth.w	r3, sl
 80077e4:	4619      	mov	r1, r3
 80077e6:	b283      	uxth	r3, r0
 80077e8:	1acb      	subs	r3, r1, r3
 80077ea:	0c00      	lsrs	r0, r0, #16
 80077ec:	4463      	add	r3, ip
 80077ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077fc:	4576      	cmp	r6, lr
 80077fe:	f849 3b04 	str.w	r3, [r9], #4
 8007802:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007806:	d8e5      	bhi.n	80077d4 <__mdiff+0x88>
 8007808:	1b33      	subs	r3, r6, r4
 800780a:	3b15      	subs	r3, #21
 800780c:	f023 0303 	bic.w	r3, r3, #3
 8007810:	3415      	adds	r4, #21
 8007812:	3304      	adds	r3, #4
 8007814:	42a6      	cmp	r6, r4
 8007816:	bf38      	it	cc
 8007818:	2304      	movcc	r3, #4
 800781a:	441d      	add	r5, r3
 800781c:	445b      	add	r3, fp
 800781e:	461e      	mov	r6, r3
 8007820:	462c      	mov	r4, r5
 8007822:	4544      	cmp	r4, r8
 8007824:	d30e      	bcc.n	8007844 <__mdiff+0xf8>
 8007826:	f108 0103 	add.w	r1, r8, #3
 800782a:	1b49      	subs	r1, r1, r5
 800782c:	f021 0103 	bic.w	r1, r1, #3
 8007830:	3d03      	subs	r5, #3
 8007832:	45a8      	cmp	r8, r5
 8007834:	bf38      	it	cc
 8007836:	2100      	movcc	r1, #0
 8007838:	440b      	add	r3, r1
 800783a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800783e:	b191      	cbz	r1, 8007866 <__mdiff+0x11a>
 8007840:	6117      	str	r7, [r2, #16]
 8007842:	e79d      	b.n	8007780 <__mdiff+0x34>
 8007844:	f854 1b04 	ldr.w	r1, [r4], #4
 8007848:	46e6      	mov	lr, ip
 800784a:	0c08      	lsrs	r0, r1, #16
 800784c:	fa1c fc81 	uxtah	ip, ip, r1
 8007850:	4471      	add	r1, lr
 8007852:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007856:	b289      	uxth	r1, r1
 8007858:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800785c:	f846 1b04 	str.w	r1, [r6], #4
 8007860:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007864:	e7dd      	b.n	8007822 <__mdiff+0xd6>
 8007866:	3f01      	subs	r7, #1
 8007868:	e7e7      	b.n	800783a <__mdiff+0xee>
 800786a:	bf00      	nop
 800786c:	0800832d 	.word	0x0800832d
 8007870:	080083af 	.word	0x080083af

08007874 <__ulp>:
 8007874:	b082      	sub	sp, #8
 8007876:	ed8d 0b00 	vstr	d0, [sp]
 800787a:	9a01      	ldr	r2, [sp, #4]
 800787c:	4b0f      	ldr	r3, [pc, #60]	@ (80078bc <__ulp+0x48>)
 800787e:	4013      	ands	r3, r2
 8007880:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007884:	2b00      	cmp	r3, #0
 8007886:	dc08      	bgt.n	800789a <__ulp+0x26>
 8007888:	425b      	negs	r3, r3
 800788a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800788e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007892:	da04      	bge.n	800789e <__ulp+0x2a>
 8007894:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007898:	4113      	asrs	r3, r2
 800789a:	2200      	movs	r2, #0
 800789c:	e008      	b.n	80078b0 <__ulp+0x3c>
 800789e:	f1a2 0314 	sub.w	r3, r2, #20
 80078a2:	2b1e      	cmp	r3, #30
 80078a4:	bfda      	itte	le
 80078a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80078aa:	40da      	lsrle	r2, r3
 80078ac:	2201      	movgt	r2, #1
 80078ae:	2300      	movs	r3, #0
 80078b0:	4619      	mov	r1, r3
 80078b2:	4610      	mov	r0, r2
 80078b4:	ec41 0b10 	vmov	d0, r0, r1
 80078b8:	b002      	add	sp, #8
 80078ba:	4770      	bx	lr
 80078bc:	7ff00000 	.word	0x7ff00000

080078c0 <__b2d>:
 80078c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c4:	6906      	ldr	r6, [r0, #16]
 80078c6:	f100 0814 	add.w	r8, r0, #20
 80078ca:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80078ce:	1f37      	subs	r7, r6, #4
 80078d0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078d4:	4610      	mov	r0, r2
 80078d6:	f7ff fd4b 	bl	8007370 <__hi0bits>
 80078da:	f1c0 0320 	rsb	r3, r0, #32
 80078de:	280a      	cmp	r0, #10
 80078e0:	600b      	str	r3, [r1, #0]
 80078e2:	491b      	ldr	r1, [pc, #108]	@ (8007950 <__b2d+0x90>)
 80078e4:	dc15      	bgt.n	8007912 <__b2d+0x52>
 80078e6:	f1c0 0c0b 	rsb	ip, r0, #11
 80078ea:	fa22 f30c 	lsr.w	r3, r2, ip
 80078ee:	45b8      	cmp	r8, r7
 80078f0:	ea43 0501 	orr.w	r5, r3, r1
 80078f4:	bf34      	ite	cc
 80078f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80078fa:	2300      	movcs	r3, #0
 80078fc:	3015      	adds	r0, #21
 80078fe:	fa02 f000 	lsl.w	r0, r2, r0
 8007902:	fa23 f30c 	lsr.w	r3, r3, ip
 8007906:	4303      	orrs	r3, r0
 8007908:	461c      	mov	r4, r3
 800790a:	ec45 4b10 	vmov	d0, r4, r5
 800790e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007912:	45b8      	cmp	r8, r7
 8007914:	bf3a      	itte	cc
 8007916:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800791a:	f1a6 0708 	subcc.w	r7, r6, #8
 800791e:	2300      	movcs	r3, #0
 8007920:	380b      	subs	r0, #11
 8007922:	d012      	beq.n	800794a <__b2d+0x8a>
 8007924:	f1c0 0120 	rsb	r1, r0, #32
 8007928:	fa23 f401 	lsr.w	r4, r3, r1
 800792c:	4082      	lsls	r2, r0
 800792e:	4322      	orrs	r2, r4
 8007930:	4547      	cmp	r7, r8
 8007932:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007936:	bf8c      	ite	hi
 8007938:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800793c:	2200      	movls	r2, #0
 800793e:	4083      	lsls	r3, r0
 8007940:	40ca      	lsrs	r2, r1
 8007942:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007946:	4313      	orrs	r3, r2
 8007948:	e7de      	b.n	8007908 <__b2d+0x48>
 800794a:	ea42 0501 	orr.w	r5, r2, r1
 800794e:	e7db      	b.n	8007908 <__b2d+0x48>
 8007950:	3ff00000 	.word	0x3ff00000

08007954 <__d2b>:
 8007954:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007958:	460f      	mov	r7, r1
 800795a:	2101      	movs	r1, #1
 800795c:	ec59 8b10 	vmov	r8, r9, d0
 8007960:	4616      	mov	r6, r2
 8007962:	f7ff fc13 	bl	800718c <_Balloc>
 8007966:	4604      	mov	r4, r0
 8007968:	b930      	cbnz	r0, 8007978 <__d2b+0x24>
 800796a:	4602      	mov	r2, r0
 800796c:	4b23      	ldr	r3, [pc, #140]	@ (80079fc <__d2b+0xa8>)
 800796e:	4824      	ldr	r0, [pc, #144]	@ (8007a00 <__d2b+0xac>)
 8007970:	f240 310f 	movw	r1, #783	@ 0x30f
 8007974:	f000 fac4 	bl	8007f00 <__assert_func>
 8007978:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800797c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007980:	b10d      	cbz	r5, 8007986 <__d2b+0x32>
 8007982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	f1b8 0300 	subs.w	r3, r8, #0
 800798c:	d023      	beq.n	80079d6 <__d2b+0x82>
 800798e:	4668      	mov	r0, sp
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	f7ff fd0c 	bl	80073ae <__lo0bits>
 8007996:	e9dd 1200 	ldrd	r1, r2, [sp]
 800799a:	b1d0      	cbz	r0, 80079d2 <__d2b+0x7e>
 800799c:	f1c0 0320 	rsb	r3, r0, #32
 80079a0:	fa02 f303 	lsl.w	r3, r2, r3
 80079a4:	430b      	orrs	r3, r1
 80079a6:	40c2      	lsrs	r2, r0
 80079a8:	6163      	str	r3, [r4, #20]
 80079aa:	9201      	str	r2, [sp, #4]
 80079ac:	9b01      	ldr	r3, [sp, #4]
 80079ae:	61a3      	str	r3, [r4, #24]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	bf0c      	ite	eq
 80079b4:	2201      	moveq	r2, #1
 80079b6:	2202      	movne	r2, #2
 80079b8:	6122      	str	r2, [r4, #16]
 80079ba:	b1a5      	cbz	r5, 80079e6 <__d2b+0x92>
 80079bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80079c0:	4405      	add	r5, r0
 80079c2:	603d      	str	r5, [r7, #0]
 80079c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80079c8:	6030      	str	r0, [r6, #0]
 80079ca:	4620      	mov	r0, r4
 80079cc:	b003      	add	sp, #12
 80079ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079d2:	6161      	str	r1, [r4, #20]
 80079d4:	e7ea      	b.n	80079ac <__d2b+0x58>
 80079d6:	a801      	add	r0, sp, #4
 80079d8:	f7ff fce9 	bl	80073ae <__lo0bits>
 80079dc:	9b01      	ldr	r3, [sp, #4]
 80079de:	6163      	str	r3, [r4, #20]
 80079e0:	3020      	adds	r0, #32
 80079e2:	2201      	movs	r2, #1
 80079e4:	e7e8      	b.n	80079b8 <__d2b+0x64>
 80079e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80079ee:	6038      	str	r0, [r7, #0]
 80079f0:	6918      	ldr	r0, [r3, #16]
 80079f2:	f7ff fcbd 	bl	8007370 <__hi0bits>
 80079f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079fa:	e7e5      	b.n	80079c8 <__d2b+0x74>
 80079fc:	0800832d 	.word	0x0800832d
 8007a00:	080083af 	.word	0x080083af

08007a04 <__ratio>:
 8007a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a08:	b085      	sub	sp, #20
 8007a0a:	e9cd 1000 	strd	r1, r0, [sp]
 8007a0e:	a902      	add	r1, sp, #8
 8007a10:	f7ff ff56 	bl	80078c0 <__b2d>
 8007a14:	9800      	ldr	r0, [sp, #0]
 8007a16:	a903      	add	r1, sp, #12
 8007a18:	ec55 4b10 	vmov	r4, r5, d0
 8007a1c:	f7ff ff50 	bl	80078c0 <__b2d>
 8007a20:	9b01      	ldr	r3, [sp, #4]
 8007a22:	6919      	ldr	r1, [r3, #16]
 8007a24:	9b00      	ldr	r3, [sp, #0]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	1ac9      	subs	r1, r1, r3
 8007a2a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007a2e:	1a9b      	subs	r3, r3, r2
 8007a30:	ec5b ab10 	vmov	sl, fp, d0
 8007a34:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bfce      	itee	gt
 8007a3c:	462a      	movgt	r2, r5
 8007a3e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a42:	465a      	movle	r2, fp
 8007a44:	462f      	mov	r7, r5
 8007a46:	46d9      	mov	r9, fp
 8007a48:	bfcc      	ite	gt
 8007a4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007a4e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007a52:	464b      	mov	r3, r9
 8007a54:	4652      	mov	r2, sl
 8007a56:	4620      	mov	r0, r4
 8007a58:	4639      	mov	r1, r7
 8007a5a:	f7f8 feff 	bl	800085c <__aeabi_ddiv>
 8007a5e:	ec41 0b10 	vmov	d0, r0, r1
 8007a62:	b005      	add	sp, #20
 8007a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a68 <__copybits>:
 8007a68:	3901      	subs	r1, #1
 8007a6a:	b570      	push	{r4, r5, r6, lr}
 8007a6c:	1149      	asrs	r1, r1, #5
 8007a6e:	6914      	ldr	r4, [r2, #16]
 8007a70:	3101      	adds	r1, #1
 8007a72:	f102 0314 	add.w	r3, r2, #20
 8007a76:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007a7a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007a7e:	1f05      	subs	r5, r0, #4
 8007a80:	42a3      	cmp	r3, r4
 8007a82:	d30c      	bcc.n	8007a9e <__copybits+0x36>
 8007a84:	1aa3      	subs	r3, r4, r2
 8007a86:	3b11      	subs	r3, #17
 8007a88:	f023 0303 	bic.w	r3, r3, #3
 8007a8c:	3211      	adds	r2, #17
 8007a8e:	42a2      	cmp	r2, r4
 8007a90:	bf88      	it	hi
 8007a92:	2300      	movhi	r3, #0
 8007a94:	4418      	add	r0, r3
 8007a96:	2300      	movs	r3, #0
 8007a98:	4288      	cmp	r0, r1
 8007a9a:	d305      	bcc.n	8007aa8 <__copybits+0x40>
 8007a9c:	bd70      	pop	{r4, r5, r6, pc}
 8007a9e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007aa2:	f845 6f04 	str.w	r6, [r5, #4]!
 8007aa6:	e7eb      	b.n	8007a80 <__copybits+0x18>
 8007aa8:	f840 3b04 	str.w	r3, [r0], #4
 8007aac:	e7f4      	b.n	8007a98 <__copybits+0x30>

08007aae <__any_on>:
 8007aae:	f100 0214 	add.w	r2, r0, #20
 8007ab2:	6900      	ldr	r0, [r0, #16]
 8007ab4:	114b      	asrs	r3, r1, #5
 8007ab6:	4298      	cmp	r0, r3
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	db11      	blt.n	8007ae0 <__any_on+0x32>
 8007abc:	dd0a      	ble.n	8007ad4 <__any_on+0x26>
 8007abe:	f011 011f 	ands.w	r1, r1, #31
 8007ac2:	d007      	beq.n	8007ad4 <__any_on+0x26>
 8007ac4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007ac8:	fa24 f001 	lsr.w	r0, r4, r1
 8007acc:	fa00 f101 	lsl.w	r1, r0, r1
 8007ad0:	428c      	cmp	r4, r1
 8007ad2:	d10b      	bne.n	8007aec <__any_on+0x3e>
 8007ad4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d803      	bhi.n	8007ae4 <__any_on+0x36>
 8007adc:	2000      	movs	r0, #0
 8007ade:	bd10      	pop	{r4, pc}
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	e7f7      	b.n	8007ad4 <__any_on+0x26>
 8007ae4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ae8:	2900      	cmp	r1, #0
 8007aea:	d0f5      	beq.n	8007ad8 <__any_on+0x2a>
 8007aec:	2001      	movs	r0, #1
 8007aee:	e7f6      	b.n	8007ade <__any_on+0x30>

08007af0 <__sread>:
 8007af0:	b510      	push	{r4, lr}
 8007af2:	460c      	mov	r4, r1
 8007af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af8:	f000 f9ce 	bl	8007e98 <_read_r>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	bfab      	itete	ge
 8007b00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b02:	89a3      	ldrhlt	r3, [r4, #12]
 8007b04:	181b      	addge	r3, r3, r0
 8007b06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b0a:	bfac      	ite	ge
 8007b0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b0e:	81a3      	strhlt	r3, [r4, #12]
 8007b10:	bd10      	pop	{r4, pc}

08007b12 <__swrite>:
 8007b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b16:	461f      	mov	r7, r3
 8007b18:	898b      	ldrh	r3, [r1, #12]
 8007b1a:	05db      	lsls	r3, r3, #23
 8007b1c:	4605      	mov	r5, r0
 8007b1e:	460c      	mov	r4, r1
 8007b20:	4616      	mov	r6, r2
 8007b22:	d505      	bpl.n	8007b30 <__swrite+0x1e>
 8007b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b28:	2302      	movs	r3, #2
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f000 f9a2 	bl	8007e74 <_lseek_r>
 8007b30:	89a3      	ldrh	r3, [r4, #12]
 8007b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b3a:	81a3      	strh	r3, [r4, #12]
 8007b3c:	4632      	mov	r2, r6
 8007b3e:	463b      	mov	r3, r7
 8007b40:	4628      	mov	r0, r5
 8007b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b46:	f000 b9c9 	b.w	8007edc <_write_r>

08007b4a <__sseek>:
 8007b4a:	b510      	push	{r4, lr}
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b52:	f000 f98f 	bl	8007e74 <_lseek_r>
 8007b56:	1c43      	adds	r3, r0, #1
 8007b58:	89a3      	ldrh	r3, [r4, #12]
 8007b5a:	bf15      	itete	ne
 8007b5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b66:	81a3      	strheq	r3, [r4, #12]
 8007b68:	bf18      	it	ne
 8007b6a:	81a3      	strhne	r3, [r4, #12]
 8007b6c:	bd10      	pop	{r4, pc}

08007b6e <__sclose>:
 8007b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b72:	f000 b94d 	b.w	8007e10 <_close_r>

08007b76 <_realloc_r>:
 8007b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	4615      	mov	r5, r2
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b921      	cbnz	r1, 8007b8c <_realloc_r+0x16>
 8007b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b86:	4611      	mov	r1, r2
 8007b88:	f7ff b9b6 	b.w	8006ef8 <_malloc_r>
 8007b8c:	b92a      	cbnz	r2, 8007b9a <_realloc_r+0x24>
 8007b8e:	f000 f9e9 	bl	8007f64 <_free_r>
 8007b92:	2400      	movs	r4, #0
 8007b94:	4620      	mov	r0, r4
 8007b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9a:	f000 fa2d 	bl	8007ff8 <_malloc_usable_size_r>
 8007b9e:	4285      	cmp	r5, r0
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	d802      	bhi.n	8007baa <_realloc_r+0x34>
 8007ba4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007ba8:	d8f4      	bhi.n	8007b94 <_realloc_r+0x1e>
 8007baa:	4629      	mov	r1, r5
 8007bac:	4640      	mov	r0, r8
 8007bae:	f7ff f9a3 	bl	8006ef8 <_malloc_r>
 8007bb2:	4607      	mov	r7, r0
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d0ec      	beq.n	8007b92 <_realloc_r+0x1c>
 8007bb8:	42b5      	cmp	r5, r6
 8007bba:	462a      	mov	r2, r5
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	bf28      	it	cs
 8007bc0:	4632      	movcs	r2, r6
 8007bc2:	f7fd fd32 	bl	800562a <memcpy>
 8007bc6:	4621      	mov	r1, r4
 8007bc8:	4640      	mov	r0, r8
 8007bca:	f000 f9cb 	bl	8007f64 <_free_r>
 8007bce:	463c      	mov	r4, r7
 8007bd0:	e7e0      	b.n	8007b94 <_realloc_r+0x1e>

08007bd2 <__swbuf_r>:
 8007bd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd4:	460e      	mov	r6, r1
 8007bd6:	4614      	mov	r4, r2
 8007bd8:	4605      	mov	r5, r0
 8007bda:	b118      	cbz	r0, 8007be4 <__swbuf_r+0x12>
 8007bdc:	6a03      	ldr	r3, [r0, #32]
 8007bde:	b90b      	cbnz	r3, 8007be4 <__swbuf_r+0x12>
 8007be0:	f7fc fe0c 	bl	80047fc <__sinit>
 8007be4:	69a3      	ldr	r3, [r4, #24]
 8007be6:	60a3      	str	r3, [r4, #8]
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	071a      	lsls	r2, r3, #28
 8007bec:	d501      	bpl.n	8007bf2 <__swbuf_r+0x20>
 8007bee:	6923      	ldr	r3, [r4, #16]
 8007bf0:	b943      	cbnz	r3, 8007c04 <__swbuf_r+0x32>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f000 f82b 	bl	8007c50 <__swsetup_r>
 8007bfa:	b118      	cbz	r0, 8007c04 <__swbuf_r+0x32>
 8007bfc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007c00:	4638      	mov	r0, r7
 8007c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	6922      	ldr	r2, [r4, #16]
 8007c08:	1a98      	subs	r0, r3, r2
 8007c0a:	6963      	ldr	r3, [r4, #20]
 8007c0c:	b2f6      	uxtb	r6, r6
 8007c0e:	4283      	cmp	r3, r0
 8007c10:	4637      	mov	r7, r6
 8007c12:	dc05      	bgt.n	8007c20 <__swbuf_r+0x4e>
 8007c14:	4621      	mov	r1, r4
 8007c16:	4628      	mov	r0, r5
 8007c18:	f7ff fa84 	bl	8007124 <_fflush_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d1ed      	bne.n	8007bfc <__swbuf_r+0x2a>
 8007c20:	68a3      	ldr	r3, [r4, #8]
 8007c22:	3b01      	subs	r3, #1
 8007c24:	60a3      	str	r3, [r4, #8]
 8007c26:	6823      	ldr	r3, [r4, #0]
 8007c28:	1c5a      	adds	r2, r3, #1
 8007c2a:	6022      	str	r2, [r4, #0]
 8007c2c:	701e      	strb	r6, [r3, #0]
 8007c2e:	6962      	ldr	r2, [r4, #20]
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d004      	beq.n	8007c40 <__swbuf_r+0x6e>
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	07db      	lsls	r3, r3, #31
 8007c3a:	d5e1      	bpl.n	8007c00 <__swbuf_r+0x2e>
 8007c3c:	2e0a      	cmp	r6, #10
 8007c3e:	d1df      	bne.n	8007c00 <__swbuf_r+0x2e>
 8007c40:	4621      	mov	r1, r4
 8007c42:	4628      	mov	r0, r5
 8007c44:	f7ff fa6e 	bl	8007124 <_fflush_r>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d0d9      	beq.n	8007c00 <__swbuf_r+0x2e>
 8007c4c:	e7d6      	b.n	8007bfc <__swbuf_r+0x2a>
	...

08007c50 <__swsetup_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	4b29      	ldr	r3, [pc, #164]	@ (8007cf8 <__swsetup_r+0xa8>)
 8007c54:	4605      	mov	r5, r0
 8007c56:	6818      	ldr	r0, [r3, #0]
 8007c58:	460c      	mov	r4, r1
 8007c5a:	b118      	cbz	r0, 8007c64 <__swsetup_r+0x14>
 8007c5c:	6a03      	ldr	r3, [r0, #32]
 8007c5e:	b90b      	cbnz	r3, 8007c64 <__swsetup_r+0x14>
 8007c60:	f7fc fdcc 	bl	80047fc <__sinit>
 8007c64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c68:	0719      	lsls	r1, r3, #28
 8007c6a:	d422      	bmi.n	8007cb2 <__swsetup_r+0x62>
 8007c6c:	06da      	lsls	r2, r3, #27
 8007c6e:	d407      	bmi.n	8007c80 <__swsetup_r+0x30>
 8007c70:	2209      	movs	r2, #9
 8007c72:	602a      	str	r2, [r5, #0]
 8007c74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c78:	81a3      	strh	r3, [r4, #12]
 8007c7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c7e:	e033      	b.n	8007ce8 <__swsetup_r+0x98>
 8007c80:	0758      	lsls	r0, r3, #29
 8007c82:	d512      	bpl.n	8007caa <__swsetup_r+0x5a>
 8007c84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c86:	b141      	cbz	r1, 8007c9a <__swsetup_r+0x4a>
 8007c88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	d002      	beq.n	8007c96 <__swsetup_r+0x46>
 8007c90:	4628      	mov	r0, r5
 8007c92:	f000 f967 	bl	8007f64 <_free_r>
 8007c96:	2300      	movs	r3, #0
 8007c98:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c9a:	89a3      	ldrh	r3, [r4, #12]
 8007c9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ca0:	81a3      	strh	r3, [r4, #12]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	6063      	str	r3, [r4, #4]
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	6023      	str	r3, [r4, #0]
 8007caa:	89a3      	ldrh	r3, [r4, #12]
 8007cac:	f043 0308 	orr.w	r3, r3, #8
 8007cb0:	81a3      	strh	r3, [r4, #12]
 8007cb2:	6923      	ldr	r3, [r4, #16]
 8007cb4:	b94b      	cbnz	r3, 8007cca <__swsetup_r+0x7a>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cc0:	d003      	beq.n	8007cca <__swsetup_r+0x7a>
 8007cc2:	4621      	mov	r1, r4
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	f000 f84c 	bl	8007d62 <__smakebuf_r>
 8007cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cce:	f013 0201 	ands.w	r2, r3, #1
 8007cd2:	d00a      	beq.n	8007cea <__swsetup_r+0x9a>
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	60a2      	str	r2, [r4, #8]
 8007cd8:	6962      	ldr	r2, [r4, #20]
 8007cda:	4252      	negs	r2, r2
 8007cdc:	61a2      	str	r2, [r4, #24]
 8007cde:	6922      	ldr	r2, [r4, #16]
 8007ce0:	b942      	cbnz	r2, 8007cf4 <__swsetup_r+0xa4>
 8007ce2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ce6:	d1c5      	bne.n	8007c74 <__swsetup_r+0x24>
 8007ce8:	bd38      	pop	{r3, r4, r5, pc}
 8007cea:	0799      	lsls	r1, r3, #30
 8007cec:	bf58      	it	pl
 8007cee:	6962      	ldrpl	r2, [r4, #20]
 8007cf0:	60a2      	str	r2, [r4, #8]
 8007cf2:	e7f4      	b.n	8007cde <__swsetup_r+0x8e>
 8007cf4:	2000      	movs	r0, #0
 8007cf6:	e7f7      	b.n	8007ce8 <__swsetup_r+0x98>
 8007cf8:	20000204 	.word	0x20000204

08007cfc <__ascii_wctomb>:
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	4608      	mov	r0, r1
 8007d00:	b141      	cbz	r1, 8007d14 <__ascii_wctomb+0x18>
 8007d02:	2aff      	cmp	r2, #255	@ 0xff
 8007d04:	d904      	bls.n	8007d10 <__ascii_wctomb+0x14>
 8007d06:	228a      	movs	r2, #138	@ 0x8a
 8007d08:	601a      	str	r2, [r3, #0]
 8007d0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d0e:	4770      	bx	lr
 8007d10:	700a      	strb	r2, [r1, #0]
 8007d12:	2001      	movs	r0, #1
 8007d14:	4770      	bx	lr

08007d16 <__swhatbuf_r>:
 8007d16:	b570      	push	{r4, r5, r6, lr}
 8007d18:	460c      	mov	r4, r1
 8007d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d1e:	2900      	cmp	r1, #0
 8007d20:	b096      	sub	sp, #88	@ 0x58
 8007d22:	4615      	mov	r5, r2
 8007d24:	461e      	mov	r6, r3
 8007d26:	da0d      	bge.n	8007d44 <__swhatbuf_r+0x2e>
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d2e:	f04f 0100 	mov.w	r1, #0
 8007d32:	bf14      	ite	ne
 8007d34:	2340      	movne	r3, #64	@ 0x40
 8007d36:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d3a:	2000      	movs	r0, #0
 8007d3c:	6031      	str	r1, [r6, #0]
 8007d3e:	602b      	str	r3, [r5, #0]
 8007d40:	b016      	add	sp, #88	@ 0x58
 8007d42:	bd70      	pop	{r4, r5, r6, pc}
 8007d44:	466a      	mov	r2, sp
 8007d46:	f000 f873 	bl	8007e30 <_fstat_r>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	dbec      	blt.n	8007d28 <__swhatbuf_r+0x12>
 8007d4e:	9901      	ldr	r1, [sp, #4]
 8007d50:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d54:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d58:	4259      	negs	r1, r3
 8007d5a:	4159      	adcs	r1, r3
 8007d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d60:	e7eb      	b.n	8007d3a <__swhatbuf_r+0x24>

08007d62 <__smakebuf_r>:
 8007d62:	898b      	ldrh	r3, [r1, #12]
 8007d64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d66:	079d      	lsls	r5, r3, #30
 8007d68:	4606      	mov	r6, r0
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	d507      	bpl.n	8007d7e <__smakebuf_r+0x1c>
 8007d6e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d72:	6023      	str	r3, [r4, #0]
 8007d74:	6123      	str	r3, [r4, #16]
 8007d76:	2301      	movs	r3, #1
 8007d78:	6163      	str	r3, [r4, #20]
 8007d7a:	b003      	add	sp, #12
 8007d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d7e:	ab01      	add	r3, sp, #4
 8007d80:	466a      	mov	r2, sp
 8007d82:	f7ff ffc8 	bl	8007d16 <__swhatbuf_r>
 8007d86:	9f00      	ldr	r7, [sp, #0]
 8007d88:	4605      	mov	r5, r0
 8007d8a:	4639      	mov	r1, r7
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f7ff f8b3 	bl	8006ef8 <_malloc_r>
 8007d92:	b948      	cbnz	r0, 8007da8 <__smakebuf_r+0x46>
 8007d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d98:	059a      	lsls	r2, r3, #22
 8007d9a:	d4ee      	bmi.n	8007d7a <__smakebuf_r+0x18>
 8007d9c:	f023 0303 	bic.w	r3, r3, #3
 8007da0:	f043 0302 	orr.w	r3, r3, #2
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	e7e2      	b.n	8007d6e <__smakebuf_r+0xc>
 8007da8:	89a3      	ldrh	r3, [r4, #12]
 8007daa:	6020      	str	r0, [r4, #0]
 8007dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db0:	81a3      	strh	r3, [r4, #12]
 8007db2:	9b01      	ldr	r3, [sp, #4]
 8007db4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007db8:	b15b      	cbz	r3, 8007dd2 <__smakebuf_r+0x70>
 8007dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f000 f848 	bl	8007e54 <_isatty_r>
 8007dc4:	b128      	cbz	r0, 8007dd2 <__smakebuf_r+0x70>
 8007dc6:	89a3      	ldrh	r3, [r4, #12]
 8007dc8:	f023 0303 	bic.w	r3, r3, #3
 8007dcc:	f043 0301 	orr.w	r3, r3, #1
 8007dd0:	81a3      	strh	r3, [r4, #12]
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	431d      	orrs	r5, r3
 8007dd6:	81a5      	strh	r5, [r4, #12]
 8007dd8:	e7cf      	b.n	8007d7a <__smakebuf_r+0x18>

08007dda <memmove>:
 8007dda:	4288      	cmp	r0, r1
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	eb01 0402 	add.w	r4, r1, r2
 8007de2:	d902      	bls.n	8007dea <memmove+0x10>
 8007de4:	4284      	cmp	r4, r0
 8007de6:	4623      	mov	r3, r4
 8007de8:	d807      	bhi.n	8007dfa <memmove+0x20>
 8007dea:	1e43      	subs	r3, r0, #1
 8007dec:	42a1      	cmp	r1, r4
 8007dee:	d008      	beq.n	8007e02 <memmove+0x28>
 8007df0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007df4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007df8:	e7f8      	b.n	8007dec <memmove+0x12>
 8007dfa:	4402      	add	r2, r0
 8007dfc:	4601      	mov	r1, r0
 8007dfe:	428a      	cmp	r2, r1
 8007e00:	d100      	bne.n	8007e04 <memmove+0x2a>
 8007e02:	bd10      	pop	{r4, pc}
 8007e04:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e08:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e0c:	e7f7      	b.n	8007dfe <memmove+0x24>
	...

08007e10 <_close_r>:
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4d06      	ldr	r5, [pc, #24]	@ (8007e2c <_close_r+0x1c>)
 8007e14:	2300      	movs	r3, #0
 8007e16:	4604      	mov	r4, r0
 8007e18:	4608      	mov	r0, r1
 8007e1a:	602b      	str	r3, [r5, #0]
 8007e1c:	f7fb f9dc 	bl	80031d8 <_close>
 8007e20:	1c43      	adds	r3, r0, #1
 8007e22:	d102      	bne.n	8007e2a <_close_r+0x1a>
 8007e24:	682b      	ldr	r3, [r5, #0]
 8007e26:	b103      	cbz	r3, 8007e2a <_close_r+0x1a>
 8007e28:	6023      	str	r3, [r4, #0]
 8007e2a:	bd38      	pop	{r3, r4, r5, pc}
 8007e2c:	20005468 	.word	0x20005468

08007e30 <_fstat_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d07      	ldr	r5, [pc, #28]	@ (8007e50 <_fstat_r+0x20>)
 8007e34:	2300      	movs	r3, #0
 8007e36:	4604      	mov	r4, r0
 8007e38:	4608      	mov	r0, r1
 8007e3a:	4611      	mov	r1, r2
 8007e3c:	602b      	str	r3, [r5, #0]
 8007e3e:	f7fb f9d7 	bl	80031f0 <_fstat>
 8007e42:	1c43      	adds	r3, r0, #1
 8007e44:	d102      	bne.n	8007e4c <_fstat_r+0x1c>
 8007e46:	682b      	ldr	r3, [r5, #0]
 8007e48:	b103      	cbz	r3, 8007e4c <_fstat_r+0x1c>
 8007e4a:	6023      	str	r3, [r4, #0]
 8007e4c:	bd38      	pop	{r3, r4, r5, pc}
 8007e4e:	bf00      	nop
 8007e50:	20005468 	.word	0x20005468

08007e54 <_isatty_r>:
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	4d06      	ldr	r5, [pc, #24]	@ (8007e70 <_isatty_r+0x1c>)
 8007e58:	2300      	movs	r3, #0
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	4608      	mov	r0, r1
 8007e5e:	602b      	str	r3, [r5, #0]
 8007e60:	f7fb f9d6 	bl	8003210 <_isatty>
 8007e64:	1c43      	adds	r3, r0, #1
 8007e66:	d102      	bne.n	8007e6e <_isatty_r+0x1a>
 8007e68:	682b      	ldr	r3, [r5, #0]
 8007e6a:	b103      	cbz	r3, 8007e6e <_isatty_r+0x1a>
 8007e6c:	6023      	str	r3, [r4, #0]
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}
 8007e70:	20005468 	.word	0x20005468

08007e74 <_lseek_r>:
 8007e74:	b538      	push	{r3, r4, r5, lr}
 8007e76:	4d07      	ldr	r5, [pc, #28]	@ (8007e94 <_lseek_r+0x20>)
 8007e78:	4604      	mov	r4, r0
 8007e7a:	4608      	mov	r0, r1
 8007e7c:	4611      	mov	r1, r2
 8007e7e:	2200      	movs	r2, #0
 8007e80:	602a      	str	r2, [r5, #0]
 8007e82:	461a      	mov	r2, r3
 8007e84:	f7fb f9cf 	bl	8003226 <_lseek>
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	d102      	bne.n	8007e92 <_lseek_r+0x1e>
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	b103      	cbz	r3, 8007e92 <_lseek_r+0x1e>
 8007e90:	6023      	str	r3, [r4, #0]
 8007e92:	bd38      	pop	{r3, r4, r5, pc}
 8007e94:	20005468 	.word	0x20005468

08007e98 <_read_r>:
 8007e98:	b538      	push	{r3, r4, r5, lr}
 8007e9a:	4d07      	ldr	r5, [pc, #28]	@ (8007eb8 <_read_r+0x20>)
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	4608      	mov	r0, r1
 8007ea0:	4611      	mov	r1, r2
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	602a      	str	r2, [r5, #0]
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	f7fb f95d 	bl	8003166 <_read>
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	d102      	bne.n	8007eb6 <_read_r+0x1e>
 8007eb0:	682b      	ldr	r3, [r5, #0]
 8007eb2:	b103      	cbz	r3, 8007eb6 <_read_r+0x1e>
 8007eb4:	6023      	str	r3, [r4, #0]
 8007eb6:	bd38      	pop	{r3, r4, r5, pc}
 8007eb8:	20005468 	.word	0x20005468

08007ebc <_sbrk_r>:
 8007ebc:	b538      	push	{r3, r4, r5, lr}
 8007ebe:	4d06      	ldr	r5, [pc, #24]	@ (8007ed8 <_sbrk_r+0x1c>)
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	4608      	mov	r0, r1
 8007ec6:	602b      	str	r3, [r5, #0]
 8007ec8:	f7fb f9ba 	bl	8003240 <_sbrk>
 8007ecc:	1c43      	adds	r3, r0, #1
 8007ece:	d102      	bne.n	8007ed6 <_sbrk_r+0x1a>
 8007ed0:	682b      	ldr	r3, [r5, #0]
 8007ed2:	b103      	cbz	r3, 8007ed6 <_sbrk_r+0x1a>
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	bd38      	pop	{r3, r4, r5, pc}
 8007ed8:	20005468 	.word	0x20005468

08007edc <_write_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	4d07      	ldr	r5, [pc, #28]	@ (8007efc <_write_r+0x20>)
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	4608      	mov	r0, r1
 8007ee4:	4611      	mov	r1, r2
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	602a      	str	r2, [r5, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	f7fb f958 	bl	80031a0 <_write>
 8007ef0:	1c43      	adds	r3, r0, #1
 8007ef2:	d102      	bne.n	8007efa <_write_r+0x1e>
 8007ef4:	682b      	ldr	r3, [r5, #0]
 8007ef6:	b103      	cbz	r3, 8007efa <_write_r+0x1e>
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	bd38      	pop	{r3, r4, r5, pc}
 8007efc:	20005468 	.word	0x20005468

08007f00 <__assert_func>:
 8007f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f02:	4614      	mov	r4, r2
 8007f04:	461a      	mov	r2, r3
 8007f06:	4b09      	ldr	r3, [pc, #36]	@ (8007f2c <__assert_func+0x2c>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4605      	mov	r5, r0
 8007f0c:	68d8      	ldr	r0, [r3, #12]
 8007f0e:	b954      	cbnz	r4, 8007f26 <__assert_func+0x26>
 8007f10:	4b07      	ldr	r3, [pc, #28]	@ (8007f30 <__assert_func+0x30>)
 8007f12:	461c      	mov	r4, r3
 8007f14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f18:	9100      	str	r1, [sp, #0]
 8007f1a:	462b      	mov	r3, r5
 8007f1c:	4905      	ldr	r1, [pc, #20]	@ (8007f34 <__assert_func+0x34>)
 8007f1e:	f000 f873 	bl	8008008 <fiprintf>
 8007f22:	f000 f883 	bl	800802c <abort>
 8007f26:	4b04      	ldr	r3, [pc, #16]	@ (8007f38 <__assert_func+0x38>)
 8007f28:	e7f4      	b.n	8007f14 <__assert_func+0x14>
 8007f2a:	bf00      	nop
 8007f2c:	20000204 	.word	0x20000204
 8007f30:	08008543 	.word	0x08008543
 8007f34:	08008515 	.word	0x08008515
 8007f38:	08008508 	.word	0x08008508

08007f3c <_calloc_r>:
 8007f3c:	b570      	push	{r4, r5, r6, lr}
 8007f3e:	fba1 5402 	umull	r5, r4, r1, r2
 8007f42:	b93c      	cbnz	r4, 8007f54 <_calloc_r+0x18>
 8007f44:	4629      	mov	r1, r5
 8007f46:	f7fe ffd7 	bl	8006ef8 <_malloc_r>
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	b928      	cbnz	r0, 8007f5a <_calloc_r+0x1e>
 8007f4e:	2600      	movs	r6, #0
 8007f50:	4630      	mov	r0, r6
 8007f52:	bd70      	pop	{r4, r5, r6, pc}
 8007f54:	220c      	movs	r2, #12
 8007f56:	6002      	str	r2, [r0, #0]
 8007f58:	e7f9      	b.n	8007f4e <_calloc_r+0x12>
 8007f5a:	462a      	mov	r2, r5
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	f7fd fb2b 	bl	80055b8 <memset>
 8007f62:	e7f5      	b.n	8007f50 <_calloc_r+0x14>

08007f64 <_free_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	4605      	mov	r5, r0
 8007f68:	2900      	cmp	r1, #0
 8007f6a:	d041      	beq.n	8007ff0 <_free_r+0x8c>
 8007f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f70:	1f0c      	subs	r4, r1, #4
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	bfb8      	it	lt
 8007f76:	18e4      	addlt	r4, r4, r3
 8007f78:	f7ff f8fc 	bl	8007174 <__malloc_lock>
 8007f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ff4 <_free_r+0x90>)
 8007f7e:	6813      	ldr	r3, [r2, #0]
 8007f80:	b933      	cbnz	r3, 8007f90 <_free_r+0x2c>
 8007f82:	6063      	str	r3, [r4, #4]
 8007f84:	6014      	str	r4, [r2, #0]
 8007f86:	4628      	mov	r0, r5
 8007f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f8c:	f7ff b8f8 	b.w	8007180 <__malloc_unlock>
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	d908      	bls.n	8007fa6 <_free_r+0x42>
 8007f94:	6820      	ldr	r0, [r4, #0]
 8007f96:	1821      	adds	r1, r4, r0
 8007f98:	428b      	cmp	r3, r1
 8007f9a:	bf01      	itttt	eq
 8007f9c:	6819      	ldreq	r1, [r3, #0]
 8007f9e:	685b      	ldreq	r3, [r3, #4]
 8007fa0:	1809      	addeq	r1, r1, r0
 8007fa2:	6021      	streq	r1, [r4, #0]
 8007fa4:	e7ed      	b.n	8007f82 <_free_r+0x1e>
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	b10b      	cbz	r3, 8007fb0 <_free_r+0x4c>
 8007fac:	42a3      	cmp	r3, r4
 8007fae:	d9fa      	bls.n	8007fa6 <_free_r+0x42>
 8007fb0:	6811      	ldr	r1, [r2, #0]
 8007fb2:	1850      	adds	r0, r2, r1
 8007fb4:	42a0      	cmp	r0, r4
 8007fb6:	d10b      	bne.n	8007fd0 <_free_r+0x6c>
 8007fb8:	6820      	ldr	r0, [r4, #0]
 8007fba:	4401      	add	r1, r0
 8007fbc:	1850      	adds	r0, r2, r1
 8007fbe:	4283      	cmp	r3, r0
 8007fc0:	6011      	str	r1, [r2, #0]
 8007fc2:	d1e0      	bne.n	8007f86 <_free_r+0x22>
 8007fc4:	6818      	ldr	r0, [r3, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	6053      	str	r3, [r2, #4]
 8007fca:	4408      	add	r0, r1
 8007fcc:	6010      	str	r0, [r2, #0]
 8007fce:	e7da      	b.n	8007f86 <_free_r+0x22>
 8007fd0:	d902      	bls.n	8007fd8 <_free_r+0x74>
 8007fd2:	230c      	movs	r3, #12
 8007fd4:	602b      	str	r3, [r5, #0]
 8007fd6:	e7d6      	b.n	8007f86 <_free_r+0x22>
 8007fd8:	6820      	ldr	r0, [r4, #0]
 8007fda:	1821      	adds	r1, r4, r0
 8007fdc:	428b      	cmp	r3, r1
 8007fde:	bf04      	itt	eq
 8007fe0:	6819      	ldreq	r1, [r3, #0]
 8007fe2:	685b      	ldreq	r3, [r3, #4]
 8007fe4:	6063      	str	r3, [r4, #4]
 8007fe6:	bf04      	itt	eq
 8007fe8:	1809      	addeq	r1, r1, r0
 8007fea:	6021      	streq	r1, [r4, #0]
 8007fec:	6054      	str	r4, [r2, #4]
 8007fee:	e7ca      	b.n	8007f86 <_free_r+0x22>
 8007ff0:	bd38      	pop	{r3, r4, r5, pc}
 8007ff2:	bf00      	nop
 8007ff4:	20005464 	.word	0x20005464

08007ff8 <_malloc_usable_size_r>:
 8007ff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ffc:	1f18      	subs	r0, r3, #4
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	bfbc      	itt	lt
 8008002:	580b      	ldrlt	r3, [r1, r0]
 8008004:	18c0      	addlt	r0, r0, r3
 8008006:	4770      	bx	lr

08008008 <fiprintf>:
 8008008:	b40e      	push	{r1, r2, r3}
 800800a:	b503      	push	{r0, r1, lr}
 800800c:	4601      	mov	r1, r0
 800800e:	ab03      	add	r3, sp, #12
 8008010:	4805      	ldr	r0, [pc, #20]	@ (8008028 <fiprintf+0x20>)
 8008012:	f853 2b04 	ldr.w	r2, [r3], #4
 8008016:	6800      	ldr	r0, [r0, #0]
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	f7fe fe2b 	bl	8006c74 <_vfiprintf_r>
 800801e:	b002      	add	sp, #8
 8008020:	f85d eb04 	ldr.w	lr, [sp], #4
 8008024:	b003      	add	sp, #12
 8008026:	4770      	bx	lr
 8008028:	20000204 	.word	0x20000204

0800802c <abort>:
 800802c:	b508      	push	{r3, lr}
 800802e:	2006      	movs	r0, #6
 8008030:	f000 f82c 	bl	800808c <raise>
 8008034:	2001      	movs	r0, #1
 8008036:	f7fb f88b 	bl	8003150 <_exit>

0800803a <_raise_r>:
 800803a:	291f      	cmp	r1, #31
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4605      	mov	r5, r0
 8008040:	460c      	mov	r4, r1
 8008042:	d904      	bls.n	800804e <_raise_r+0x14>
 8008044:	2316      	movs	r3, #22
 8008046:	6003      	str	r3, [r0, #0]
 8008048:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800804c:	bd38      	pop	{r3, r4, r5, pc}
 800804e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008050:	b112      	cbz	r2, 8008058 <_raise_r+0x1e>
 8008052:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008056:	b94b      	cbnz	r3, 800806c <_raise_r+0x32>
 8008058:	4628      	mov	r0, r5
 800805a:	f000 f831 	bl	80080c0 <_getpid_r>
 800805e:	4622      	mov	r2, r4
 8008060:	4601      	mov	r1, r0
 8008062:	4628      	mov	r0, r5
 8008064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008068:	f000 b818 	b.w	800809c <_kill_r>
 800806c:	2b01      	cmp	r3, #1
 800806e:	d00a      	beq.n	8008086 <_raise_r+0x4c>
 8008070:	1c59      	adds	r1, r3, #1
 8008072:	d103      	bne.n	800807c <_raise_r+0x42>
 8008074:	2316      	movs	r3, #22
 8008076:	6003      	str	r3, [r0, #0]
 8008078:	2001      	movs	r0, #1
 800807a:	e7e7      	b.n	800804c <_raise_r+0x12>
 800807c:	2100      	movs	r1, #0
 800807e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008082:	4620      	mov	r0, r4
 8008084:	4798      	blx	r3
 8008086:	2000      	movs	r0, #0
 8008088:	e7e0      	b.n	800804c <_raise_r+0x12>
	...

0800808c <raise>:
 800808c:	4b02      	ldr	r3, [pc, #8]	@ (8008098 <raise+0xc>)
 800808e:	4601      	mov	r1, r0
 8008090:	6818      	ldr	r0, [r3, #0]
 8008092:	f7ff bfd2 	b.w	800803a <_raise_r>
 8008096:	bf00      	nop
 8008098:	20000204 	.word	0x20000204

0800809c <_kill_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d07      	ldr	r5, [pc, #28]	@ (80080bc <_kill_r+0x20>)
 80080a0:	2300      	movs	r3, #0
 80080a2:	4604      	mov	r4, r0
 80080a4:	4608      	mov	r0, r1
 80080a6:	4611      	mov	r1, r2
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	f7fb f841 	bl	8003130 <_kill>
 80080ae:	1c43      	adds	r3, r0, #1
 80080b0:	d102      	bne.n	80080b8 <_kill_r+0x1c>
 80080b2:	682b      	ldr	r3, [r5, #0]
 80080b4:	b103      	cbz	r3, 80080b8 <_kill_r+0x1c>
 80080b6:	6023      	str	r3, [r4, #0]
 80080b8:	bd38      	pop	{r3, r4, r5, pc}
 80080ba:	bf00      	nop
 80080bc:	20005468 	.word	0x20005468

080080c0 <_getpid_r>:
 80080c0:	f7fb b82e 	b.w	8003120 <_getpid>

080080c4 <_init>:
 80080c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c6:	bf00      	nop
 80080c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ca:	bc08      	pop	{r3}
 80080cc:	469e      	mov	lr, r3
 80080ce:	4770      	bx	lr

080080d0 <_fini>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr
