INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'SHAOQIAN' on host 'desktop-6cavdas' (Windows NT_amd64 version 6.2) on Mon Jul 24 15:19:09 +1000 2023
INFO: [HLS 200-10] In directory 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS'
Sourcing Tcl script 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/export.tcl'
INFO: [HLS 200-10] Opening project 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model'.
INFO: [HLS 200-10] Opening solution 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 15:19:43 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model\solution5\impl\verilog>D:/Xilinx/Vivado/2020.1/bin/vivado  -notrace -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : <E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model\solution5\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Slave segment '/hls_inst/s_axi_AXILiteS/Reg' is being assigned into address space '/s_axi_AXILiteS' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_INPUT_r/Reg' is being assigned into address space '/hls_inst/Data_m_axi_INPUT_r' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_OUTPUT_r/Reg' is being assigned into address space '/hls_inst/Data_m_axi_OUTPUT_r' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1265] Different slave segments </m_axi_OUTPUT_r/Reg> and </m_axi_INPUT_r/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_OUTPUT_r> and </hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ].
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /s_axi_AXILiteS from 7 to 16 due to existing assignment(s) on address space /s_axi_AXILiteS.
Wrote  : <E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model\solution5\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
INFO: [BD 41-1265] Different slave segments </m_axi_OUTPUT_r/Reg> and </m_axi_INPUT_r/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_OUTPUT_r> and </hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ].
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.027 ; gain = 0.000

[Mon Jul 24 15:20:31 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jul 24 15:20:31 2023] Launched synth_1...
Run output will be captured here: E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.027 ; gain = 0.000
[Mon Jul 24 15:20:31 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xqzu5ev-ffrb900-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xqzu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xqzu5ev'
INFO: [Device 21-403] Loading part xqzu5ev-ffrb900-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.844 ; gain = 77.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/.Xil/Vivado-29088-DESKTOP-6CAVDAS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/.Xil/Vivado-29088-DESKTOP-6CAVDAS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.465 ; gain = 130.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1654.387 ; gain = 148.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1654.387 ; gain = 148.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1654.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/SkyNet.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/SkyNet.xdc]
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1688.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.195 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xqzu5ev-ffrb900-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.195 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.195 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.195 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.195 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.883 ; gain = 862.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.180 ; gain = 863.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2388.270 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.078 ; gain = 854.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.078 ; gain = 888.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2394.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2432.738 ; gain = 1359.012
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 15:28:59 2023...
[Mon Jul 24 15:29:03 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:08:31 . Memory (MB): peak = 1074.027 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xqzu5ev-ffrb900-1-i
INFO: [Device 21-403] Loading part xqzu5ev-ffrb900-1-i
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1684.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/SkyNet.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/verilog/SkyNet.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1949.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 907 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 363 instances
  RAM16X1S => RAM32X1S (RAMS32): 352 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 192 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1949.227 ; gain = 875.199
Running report: report_utilization -file ./report/SkyNet_utilization_synth.rpt
Contents of report file './report/SkyNet_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 24 15:29:29 2023
| Host         : DESKTOP-6CAVDAS running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/SkyNet_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xqzu5evffrb900-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 54439 |     0 |    117120 | 46.48 |
|   LUT as Logic             | 51937 |     0 |    117120 | 44.35 |
|   LUT as Memory            |  2502 |     0 |     57600 |  4.34 |
|     LUT as Distributed RAM |  1888 |     0 |           |       |
|     LUT as Shift Register  |   614 |     0 |           |       |
| CLB Registers              | 51318 |     0 |    234240 | 21.91 |
|   Register as Flip Flop    | 51318 |     0 |    234240 | 21.91 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
| CARRY8                     |  1432 |     0 |     14640 |  9.78 |
| F7 Muxes                   |  3548 |     0 |     58560 |  6.06 |
| F8 Muxes                   |  1251 |     0 |     29280 |  4.27 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 385   |          Yes |         Set |            - |
| 50933 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+--------+
|     Site Type     | Used | Fixed | Available |  Util% |
+-------------------+------+-------+-----------+--------+
| Block RAM Tile    |  144 |     0 |       144 | 100.00 |
|   RAMB36/FIFO*    |  143 |     0 |       144 |  99.31 |
|     RAMB36E2 only |  143 |       |           |        |
|   RAMB18          |    2 |     0 |       288 |   0.69 |
|     RAMB18E2 only |    2 |       |           |        |
| URAM              |   32 |     0 |        64 |  50.00 |
+-------------------+------+-------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  363 |     0 |      1248 | 29.09 |
|   DSP48E2 only |  363 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       204 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       352 |  0.00 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 50933 |            Register |
| LUT3     | 21937 |                 CLB |
| LUT6     | 16961 |                 CLB |
| LUT5     | 11753 |                 CLB |
| LUT2     |  6234 |                 CLB |
| LUT4     |  4531 |                 CLB |
| MUXF7    |  3548 |                 CLB |
| RAMD64E  |  1536 |                 CLB |
| CARRY8   |  1432 |                 CLB |
| MUXF8    |  1251 |                 CLB |
| LUT1     |  1048 |                 CLB |
| SRL16E   |   575 |                 CLB |
| FDSE     |   385 |            Register |
| DSP48E2  |   363 |          Arithmetic |
| RAMS32   |   352 |                 CLB |
| RAMB36E2 |   143 |           Block Ram |
| SRLC32E  |    39 |                 CLB |
| URAM288  |    32 |           Block Ram |
| RAMB18E2 |     2 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/SkyNet_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 4331.766 ; gain = 2382.539
Contents of report file './report/SkyNet_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Jul 24 15:30:07 2023
| Host              : DESKTOP-6CAVDAS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/SkyNet_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xqzu5ev-ffrb900
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (580)
6. checking no_output_delay (755)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (580)
--------------------------------
 There are 580 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (755)
---------------------------------
 There are 755 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.968        0.000                      0               135923        0.058        0.000                      0               135923        4.270        0.000                       0                 54209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.968        0.000                      0               135923        0.058        0.000                      0               135923        4.270        0.000                       0                 54209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ram_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.820ns (49.779%)  route 2.845ns (50.221%))
  Logic Levels:           17  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=3 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=56271, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.096     0.096 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/ap_CS_fsm_reg[1]/Q
                         net (fo=315, unplaced)       0.217     0.313    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/indvar_flatten59_reg_3014_reg[12][0]
                         LUT3 (Prop_LUT3_I0_O)        0.100     0.413 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/indvar_flatten59_reg_3014[12]_i_2/O
                         net (fo=203, unplaced)       0.311     0.724    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/ap_CS_fsm_reg[1]
                         LUT3 (Prop_LUT3_I2_O)        0.085     0.809 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/icmp_ln35_reg_19254[0]_i_9/O
                         net (fo=1, unplaced)         0.161     0.970    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/sel0[2]
                         LUT6 (Prop_LUT6_I2_O)        0.115     1.085 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/icmp_ln35_reg_19254[0]_i_5/O
                         net (fo=1, unplaced)         0.159     1.244    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/icmp_ln35_reg_19254[0]_i_5_n_11
                         LUT6 (Prop_LUT6_I3_O)        0.100     1.344 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U188/SkyNet_mac_muladdcud_DSP48_0_U/icmp_ln35_reg_19254[0]_i_1/O
                         net (fo=46, unplaced)        0.224     1.568    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U190/SkyNet_mac_muladdcud_DSP48_0_U/icmp_ln35_fu_3398_p2
                         LUT6 (Prop_LUT6_I1_O)        0.064     1.632 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U190/SkyNet_mac_muladdcud_DSP48_0_U/select_ln40_1_reg_19434[4]_i_3/O
                         net (fo=35, unplaced)        0.272     1.904    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p_2_in335_out
                         LUT5 (Prop_LUT5_I3_O)        0.085     1.989 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/select_ln40_1_reg_19434[5]_i_2/O
                         net (fo=1, unplaced)         0.210     2.199    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/select_ln40_1_reg_19434[5]_i_2_n_11
                         LUT6 (Prop_LUT6_I0_O)        0.039     2.238 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/select_ln40_1_reg_19434[5]_i_1/O
                         net (fo=2, unplaced)         0.145     2.383    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/A[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[5]_A2_DATA[5])
                                                      0.241     2.624 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, unplaced)         0.000     2.624    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_A_B_DATA.A2_DATA<5>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[5]_A2A1[5])
                                                      0.098     2.722 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, unplaced)         0.000     2.722    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_PREADD_DATA.A2A1<5>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[5]_V[5])
                                                      0.648     3.370 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_MULTIPLIER_INST/V[5]
                         net (fo=1, unplaced)         0.000     3.370    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_MULTIPLIER.V<5>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[5]_V_DATA[5])
                                                      0.057     3.427 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[5]
                         net (fo=1, unplaced)         0.000     3.427    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_M_DATA.V_DATA<5>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[5]_ALU_OUT[5])
                                                      0.688     4.115 f  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, unplaced)         0.000     4.115    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_ALU.ALU_OUT<5>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])
                                                      0.141     4.256 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdcud_U187/SkyNet_mac_muladdcud_DSP48_0_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=33, unplaced)        0.304     4.560    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdfYi_U255/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_50[5]
                         LUT5 (Prop_LUT5_I4_O)        0.100     4.660 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdfYi_U255/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_166__8/O
                         net (fo=1, unplaced)         0.210     4.870    bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdfYi_U255/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_166__8_n_11
                         LUT3 (Prop_LUT3_I2_O)        0.085     4.955 r  bd_0_i/hls_inst/inst/grp_DW_CONV_3x3_fu_1626/SkyNet_mac_muladdfYi_U255/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_135__17/O
                         net (fo=3, unplaced)         0.216     5.171    bd_0_i/hls_inst/inst/grp_CONV_1x1_fu_1956/SkyNet_mac_muladdfYi_U1050/SkyNet_mac_muladdfYi_DSP48_3_U/grp_DW_CONV_3x3_fu_1626_top_24_V_address0[5]
                         LUT5 (Prop_LUT5_I2_O)        0.039     5.210 r  bd_0_i/hls_inst/inst/grp_CONV_1x1_fu_1956/SkyNet_mac_muladdfYi_U1050/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_55__85/O
                         net (fo=1, unplaced)         0.210     5.420    bd_0_i/hls_inst/inst/grp_CONV_1x1_fu_1956/SkyNet_mac_muladdfYi_U1050/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_55__85_n_11
                         LUT5 (Prop_LUT5_I0_O)        0.039     5.459 r  bd_0_i/hls_inst/inst/grp_CONV_1x1_fu_1956/SkyNet_mac_muladdfYi_U1050/SkyNet_mac_muladdfYi_DSP48_3_U/ram_reg_bram_0_i_21__77/O
                         net (fo=1, unplaced)         0.206     5.665    bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ADDRBWRADDR[5]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ram_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=56271, unset)        0.000    10.000    bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.332     9.633    bd_0_i/hls_inst/inst/FM_buf_2_24_V_U/SkyNet_FM_buf_1_0_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  3.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_load_weight_1x1_from_fu_3448/trunc_ln647_reg_1281_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=56271, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_load_weight_1x1_from_fu_3448/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_load_weight_1x1_from_fu_3448/trunc_ln647_reg_1281_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_load_weight_1x1_from_fu_3448/trunc_ln647_reg_1281_reg[2]/Q
                         net (fo=2, unplaced)         0.074     0.113    bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/DIC
                         RAMD64E                                      r  bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=56271, unset)        0.000     0.000    bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/RAMC/CLK
                         clock pessimism              0.000     0.000    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     0.055    bd_0_i/hls_inst/inst/weight_buf_1x1_V_0_U/SkyNet_weight_bufbkl_ram_U/ram_reg_0_63_0_6/RAMC
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.088         10.000      7.912                bd_0_i/hls_inst/inst/FM_buf_acc_V_0_U/SkyNet_FM_buf_accbQq_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.730         5.000       4.270                bd_0_i/hls_inst/inst/FM_buf_acc_V_0_U/SkyNet_FM_buf_accbQq_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.730         5.000       4.270                bd_0_i/hls_inst/inst/FM_buf_acc_V_0_U/SkyNet_FM_buf_accbQq_ram_U/ram_reg_uram_0/CLK




HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (143 bram36)
HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64
HLS EXTRACTION: synth area_current: 0 54439 51318 363 288 0 614 0 32 64
HLS EXTRACTION: generated E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/report/verilog/SkyNet_export.xml


Implementation tool: Xilinx Vivado v.2020.1
Project:             model
Solution:            solution5
Device target:       xqzu5ev-ffrb900-1-i
Report date:         Mon Jul 24 15:30:07 +1000 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          54439
FF:           51318
DSP:            363
BRAM:           288
SRL:            614
URAM:            32
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.032
Timing met

HLS EXTRACTION: generated E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model/solution5/impl/report/verilog/SkyNet_export.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 15:30:07 2023...
