# This is a comment in a Makefile

# Setting variables
SRCS = src/main.c src/functions.c
OBJS = obj/main.o obj/functions.o
CC = gcc
CFLAGS = -Wall -g

# Creating a target for compiling the source files into object files
obj/%.o: src/%.c
	$(CC) $(CFLAGS) -c $< -o $@

# Creating a target for linking the object files into an executable
bin/program: $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $@

# Creating a target for cleaning up old object files and the executable
clean:
	rm -f $(OBJS) bin/program

# Creating a target to run the program
run: bin/program
	./bin/program

# Adding the run and clean targets as dependencies to the .PHONY target to ensure they are always executed
.PHONY: run clean