
---------- Begin Simulation Statistics ----------
final_tick                               2542239210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224571                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.70                       # Real time elapsed on the host
host_tick_rate                              653815371                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200477                       # Number of instructions simulated
sim_ops                                       4200477                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012229                       # Number of seconds simulated
sim_ticks                                 12229365500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.237371                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  379486                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2645                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            947313                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28894                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          198983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           170089                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1156777                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72665                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30301                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200477                       # Number of instructions committed
system.cpu.committedOps                       4200477                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.819554                       # CPI: cycles per instruction
system.cpu.discardedOps                        331621                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622802                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1485837                       # DTB hits
system.cpu.dtb.data_misses                       8612                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420175                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880359                       # DTB read hits
system.cpu.dtb.read_misses                       7736                       # DTB read misses
system.cpu.dtb.write_accesses                  202627                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      605478                       # DTB write hits
system.cpu.dtb.write_misses                       876                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3715758                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1182016                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692346                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17147457                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171834                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006614                       # ITB accesses
system.cpu.itb.fetch_acv                          570                       # ITB acv
system.cpu.itb.fetch_hits                     1000801                       # ITB hits
system.cpu.itb.fetch_misses                      5813                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11275615500     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8879500      0.07%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19563000      0.16%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929643000      7.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12233701000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8232128000     67.29%     67.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4001573000     32.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24444903                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544025     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840421     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593286     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200477                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7297446                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22785457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22785457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22785457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22785457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116848.497436                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116848.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116848.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116848.497436                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13023476                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13023476                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13023476                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13023476                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66787.056410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66787.056410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66787.056410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66787.056410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22435960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22435960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116853.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116853.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12823979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12823979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66791.557292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66791.557292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292781                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539721344000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292781                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205799                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205799                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131154                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89120                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41338                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11441152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11441152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18174073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160428                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002761                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052476                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159985     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160428                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838188022                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378223000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475766749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5737472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10236544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5737472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5737472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469155329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367890877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837046207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469155329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469155329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182626646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182626646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182626646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469155329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367890877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019672852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000221332750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114346                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123795                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2037                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2050733750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4855096250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82081                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.109334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.151949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.388982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35267     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24879     29.83%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10326     12.38%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4652      5.58%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2461      2.95%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1433      1.72%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          963      1.15%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      0.72%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.724866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1363     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5640     75.29%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           309      4.12%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            75      1.00%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6680     89.17%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.08%     90.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.33%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      2.48%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7491                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9572224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7790592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10236544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7922880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    647.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12229360500                       # Total gap between requests
system.mem_ctrls.avgGap                      43100.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5106240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7790592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417539241.917334139347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365185258.384827911854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637039754.842554926872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123795                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2592825250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262271000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300577265750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28922.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32181.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2428024.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320500320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170319600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569693460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315319320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5332352850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205674240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7878844590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.256204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    483080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11338085500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275175600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146236530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           498207780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320100840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5283628110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246705600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7735039260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.497186                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587714500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11233451000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12222165500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1728035                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1728035                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1728035                       # number of overall hits
system.cpu.icache.overall_hits::total         1728035                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89711                       # number of overall misses
system.cpu.icache.overall_misses::total         89711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5528356500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5528356500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5528356500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5528356500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1817746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1817746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1817746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1817746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049353                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61624.065053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61624.065053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61624.065053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61624.065053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89120                       # number of writebacks
system.cpu.icache.writebacks::total             89120                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89711                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5438646500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5438646500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5438646500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5438646500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049353                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049353                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60624.076200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60624.076200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60624.076200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60624.076200                       # average overall mshr miss latency
system.cpu.icache.replacements                  89120                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1728035                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1728035                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5528356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5528356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1817746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1817746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61624.065053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61624.065053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5438646500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5438646500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60624.076200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60624.076200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.859820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.926669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.859820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3725202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3725202                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341510                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105988                       # number of overall misses
system.cpu.dcache.overall_misses::total        105988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791876000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791876000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073222                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64081.556403                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64081.556403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64081.556403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64081.556403                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422067000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422067000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63694.682108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63694.682108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63694.682108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63694.682108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3318896500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3318896500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66951.030824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66951.030824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66808.705004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66808.705004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61560.186826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61560.186826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59348.074401                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59348.074401                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73335.208099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73335.208099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72335.208099                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72335.208099                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542239210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.495989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.251552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.495989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3009914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3009914                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2553045687500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 645505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   645499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.47                       # Real time elapsed on the host
host_tick_rate                              740739723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7403174                       # Number of instructions simulated
sim_ops                                       7403174                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008495                       # Number of seconds simulated
sim_ticks                                  8495500000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.820670                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446529                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1693                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70005                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            574188                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21734                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          150704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           128970                       # Number of indirect misses.
system.cpu.branchPred.lookups                  722566                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56892                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23476                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463461                       # Number of instructions committed
system.cpu.committedOps                       2463461                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.851127                       # CPI: cycles per instruction
system.cpu.discardedOps                        202002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168729                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       844137                       # DTB hits
system.cpu.dtb.data_misses                       3501                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   111253                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       500890                       # DTB read hits
system.cpu.dtb.read_misses                       3002                       # DTB read misses
system.cpu.dtb.write_accesses                   57476                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      343247                       # DTB write hits
system.cpu.dtb.write_misses                       499                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4892                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2136167                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            649066                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           389046                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12606439                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.145961                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  359509                       # ITB accesses
system.cpu.itb.fetch_acv                          189                       # ITB acv
system.cpu.itb.fetch_hits                      356915                       # ITB hits
system.cpu.itb.fetch_misses                      2594                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5103     80.06%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.46%     87.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rti                      463      7.26%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6374                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9955                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2316     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      41      0.73%     41.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3249     57.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5615                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2313     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       41      0.88%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2314     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4677                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6062824500     71.37%     71.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67881500      0.80%     72.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11418000      0.13%     72.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2353282000     27.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8495406000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712219                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832947                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               768                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.542969                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703797                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7118047000     83.79%     83.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1377359000     16.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16877484                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523991     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3573      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486113     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339505     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58895      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463461                       # Class of committed instruction
system.cpu.quiesceCycles                       113516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4271045                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2660377540                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2660377540                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2660377540                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2660377540                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118144.486189                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118144.486189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118144.486189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118144.486189                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           230                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1533225577                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1533225577                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1533225577                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1533225577                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68088.887867                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68088.887867                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68088.887867                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68088.887867                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6227475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6227475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115323.611111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115323.611111                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3527475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3527475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65323.611111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65323.611111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2654150065                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2654150065                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118151.267139                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118151.267139                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1529698102                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1529698102                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68095.535167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68095.535167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1150                       # Transaction distribution
system.membus.trans_dist::ReadResp              93835                       # Transaction distribution
system.membus.trans_dist::WriteReq                798                       # Transaction distribution
system.membus.trans_dist::WriteResp               798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41877                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73992                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14655                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15385                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15385                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          74003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18684                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9471168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9471168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3419328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3422275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14331139                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132494                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001623                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132279     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     215      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132494                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3120000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           738259061                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186569500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          393172250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4735680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2176896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6912576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4735680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4735680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2680128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2680128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557433936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256241069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             813675004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557433936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557433936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315476193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315476193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315476193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557433936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256241069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1129151198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7053                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7053                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115784                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108010                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1036                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5242                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1540504500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3467948250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14985.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33735.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        95                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115784                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    310                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.174911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.246483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.253321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26457     41.27%     41.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18955     29.57%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8178     12.76%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3585      5.59%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1952      3.04%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1069      1.67%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          691      1.08%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          460      0.72%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2760      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.575642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.859256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.338386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1456     20.64%     20.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            917     13.00%     33.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4297     60.92%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           203      2.88%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            94      1.33%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            35      0.50%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7053                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6115     86.70%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              328      4.65%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              391      5.54%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.21%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7053                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6579008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7344192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6912640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7410176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       774.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       864.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    813.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    872.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8495503000                       # Total gap between requests
system.mem_ctrls.avgGap                      37961.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4411392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2167616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7344192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519262197.634041547775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255148725.796009659767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 864480254.252251267433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2308435500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1159512750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212118808000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31196.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34089.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1832021.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260402940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138377085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           408158100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316582560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     670572240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3618503070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        216271200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5628867195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.570443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    528210250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7686650250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197542380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104977290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           326112360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282678660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     670572240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3575234940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252753600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5409871470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.792593                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    621958000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7592851250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1204                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1204                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23262                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23262                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1171                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               178000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3098000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117270540                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1150500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1644000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              116000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10746477000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       951079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       951079                       # number of overall hits
system.cpu.icache.overall_hits::total          951079                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        74002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          74002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        74002                       # number of overall misses
system.cpu.icache.overall_misses::total         74002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4777577000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4777577000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4777577000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4777577000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1025081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1025081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64560.106484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64560.106484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64560.106484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64560.106484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73992                       # number of writebacks
system.cpu.icache.writebacks::total             73992                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        74002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        74002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        74002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        74002                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4703575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4703575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4703575000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4703575000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63560.106484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63560.106484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63560.106484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63560.106484                       # average overall mshr miss latency
system.cpu.icache.replacements                  73992                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       951079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951079                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        74002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         74002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4777577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4777577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1025081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64560.106484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64560.106484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        74002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        74002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4703575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4703575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63560.106484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63560.106484                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1083705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.543838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.986801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2124164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2124164                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       764414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           764414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       764414                       # number of overall hits
system.cpu.dcache.overall_hits::total          764414                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51668                       # number of overall misses
system.cpu.dcache.overall_misses::total         51668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3388045500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3388045500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3388045500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3388045500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       816082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       816082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       816082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       816082                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063312                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65573.381977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65573.381977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65573.381977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65573.381977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19413                       # number of writebacks
system.cpu.dcache.writebacks::total             19413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1948                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1948                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2196943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2196943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2196943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2196943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    234464500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    234464500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040985                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65684.306515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65684.306515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65684.306515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65684.306515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120361.652977                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120361.652977                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       463807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          463807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1534211500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1534211500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       485621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       485621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70331.507289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70331.507289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1272076000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1272076000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    234464500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    234464500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70459.510358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70459.510358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203882.173913                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203882.173913                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1853834000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1853834000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62096.670463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62096.670463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          798                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          798                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924867000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924867000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60083.609433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60083.609433                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8550                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8550                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          578                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          578                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43319500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43319500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063322                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063322                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74947.231834                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74947.231834                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          578                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          578                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063322                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063322                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73947.231834                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73947.231834                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8812                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8812                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8812                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8812                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10806477000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              847565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.189880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1702058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1702058                       # Number of data accesses

---------- End Simulation Statistics   ----------
