set ::env(PROJECT_NAME) fixed-point-sqrt
set ::env(DESIGN_TOP) square_root
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/fixed-point-sqrt/rtl/src
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/fixed-point-sqrt/rtl/src/sqrt_conv.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
