#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TCQTHCR

# Sun Feb  7 22:37:17 2021

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v" (library work)
@I::"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v" (library work)
Verilog syntax check successful!
File C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v changed - recompiling
Selecting top level module sccb_design
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":126:7:126:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":1:7:1:19|Synthesizing module clock_divider in library work.

	clk_freq=32'b00000000100110001001011010000000
	sccb_clk_freq=32'b00000000000001001001001111100000
	SCCB_AMT=32'b00000000000000000000000000001111
	MID_AMT=32'b00000000000000000000000000000111
   Generated name = clock_divider_10000000s_300000s_15s_7s
@W: CG532 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":16:0:16:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":17:0:17:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on clock_divider_10000000s_300000s_15s_7s .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":2:7:2:14|Synthesizing module CoreSCCB in library work.
@W: CG1340 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":46:10:46:14|Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":46:10:46:14|Index into variable sub_addr_saved could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":46:10:46:14|Index into variable data_in_saved could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":46:10:46:14|Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":221:23:221:30|Removing redundant assignment.
Running optimization stage 1 on CoreSCCB .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":3:7:3:17|Synthesizing module config_sccb in library work.
Running optimization stage 1 on config_sccb .......
@A: CL282 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Feedback mux created for signal rw. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit ip_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit ip_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit sub_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bit 0 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bit 6 of ip_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bits 4 to 1 of ip_addr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v":9:7:9:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":228:7:228:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":879:7:879:19|Synthesizing module LIVE_PROBE_FB in library work.
Running optimization stage 1 on LIVE_PROBE_FB .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":5:7:5:25|Synthesizing module OSC_C0_OSC_C0_0_OSC in library work.
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL318 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v":9:7:9:12|Synthesizing module OSC_C0 in library work.
Running optimization stage 1 on OSC_C0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N: CG364 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v":9:7:9:17|Synthesizing module sccb_design in library work.
Running optimization stage 1 on sccb_design .......
Running optimization stage 2 on sccb_design .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on LIVE_PROBE_FB .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on config_sccb .......
@N: CL201 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Running optimization stage 2 on CoreSCCB .......
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[5] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[6] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[7] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[8] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[9] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[10] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[11] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[12] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[13] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[14] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count_300[15] is always 0.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count[4] is always 0.
@W: CL260 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Pruning register bit 4 of count[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Pruning register bits 15 to 5 of count_300[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Register bit count[3] is always 0.
@W: CL260 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Pruning register bit 3 of count[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v":77:0:77:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 22 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
Running optimization stage 2 on clock_divider_10000000s_300000s_15s_7s .......
@N: CL159 :"C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":6:7:6:12|Input resetn is unused.
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  7 22:37:18 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
File C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  7 22:37:18 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  7 22:37:18 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
File C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  7 22:37:20 2021

###########################################################]
Premap Report

# Sun Feb  7 22:37:20 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt 
Printing clock  summary report in "C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found instance config_sccb_0.coresccb_0.sub_addr_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found instance config_sccb_0.coresccb_0.rw_saved with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found instance config_sccb_0.coresccb_0.ip_addr_saved[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found instance config_sccb_0.coresccb_0.data_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found instance config_sccb_0.coresccb_0.data_in_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Removing sequential instance siod_o_en (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31  set on top level netlist sccb_design

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                               Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                                    
0 -       clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     67   
                                                                                                                                                    
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0     22   
                                                                                                                                                    
0 -       clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_2     2    
====================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                           Clock Pin                              Non-clock Pin                               Non-clock Pin                             
Clock                                                               Load      Pin                                              Seq Example                            Seq Example                                 Comb Example                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              0         -                                                -                                      -                                           -                                         
                                                                                                                                                                                                                                                            
clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     67        config_sccb_0.sccb_clk_0.mid_pulse.Q[0](dff)     config_sccb_0.coresccb_0.done.C        config_sccb_0.state[3:0].I[0]               config_sccb_0.sub_addr_0_sqmuxa.I[0](and) 
                                                                                                                                                                                                                                                            
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                       22        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)            config_sccb_0.state[3:0].C             -                                           INV_0.A(INV)                              
                                                                                                                                                                                                                                                            
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock      2         config_sccb_0.sccb_clk_0.sccb_clk.Q[0](dffe)     config_sccb_0.coresccb_0.sioc_en.C     config_sccb_0.sccb_clk_0.mid_pulse.D[0]     config_sccb_0.coresccb_0.un1_clk.I[0](inv)
============================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 22 sequential elements including config_sccb_0.sccb_clk_0.count[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found inferred clock clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock which controls 67 sequential elements including config_sccb_0.coresccb_0.state[21:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock which controls 2 sequential elements including config_sccb_0.sccb_clk_0.mid_pulse. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[21:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 0000000000000000000000
   00000001 -> 0000000000000000000011
   00000010 -> 0000000000000000000101
   00000011 -> 0000000000000000001001
   00000100 -> 0000000000000000010001
   00000101 -> 0000000000000000100001
   00000110 -> 0000000000000001000001
   00000111 -> 0000000000000010000001
   00001000 -> 0000000000000100000001
   00001001 -> 0000000000001000000001
   00001010 -> 0000000000010000000001
   00001011 -> 0000000000100000000001
   00001100 -> 0000000001000000000001
   00001101 -> 0000000010000000000001
   00001110 -> 0000000100000000000001
   00001111 -> 0000001000000000000001
   00010000 -> 0000010000000000000001
   00010001 -> 0000100000000000000001
   00010010 -> 0001000000000000000001
   00010011 -> 0010000000000000000001
   00010100 -> 0100000000000000000001
   00010101 -> 1000000000000000000001
Encoding state machine state[3:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb  7 22:37:21 2021

###########################################################]
Map & Optimize Report

# Sun Feb  7 22:37:22 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TCQTHCR

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|User-specified initial value defined for instance config_sccb_0.coresccb_0.count_300[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":63:0:63:5|User-specified initial value defined for instance config_sccb_0.coresccb_0.sioc_en is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[3:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.
Encoding state machine state[21:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 0000000000000000000000
   00000001 -> 0000000000000000000011
   00000010 -> 0000000000000000000101
   00000011 -> 0000000000000000001001
   00000100 -> 0000000000000000010001
   00000101 -> 0000000000000000100001
   00000110 -> 0000000000000001000001
   00000111 -> 0000000000000010000001
   00001000 -> 0000000000000100000001
   00001001 -> 0000000000001000000001
   00001010 -> 0000000000010000000001
   00001011 -> 0000000000100000000001
   00001100 -> 0000000001000000000001
   00001101 -> 0000000010000000000001
   00001110 -> 0000000100000000000001
   00001111 -> 0000001000000000000001
   00010000 -> 0000010000000000000001
   00010001 -> 0000100000000000000001
   00010010 -> 0001000000000000000001
   00010011 -> 0010000000000000000001
   00010100 -> 0100000000000000000001
   00010101 -> 1000000000000000000001
@N: MO231 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found counter in view:work.CoreSCCB(verilog) instance count_300[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Removing instance config_sccb_0.coresccb_0.ip_addr_saved[5] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Removing instance config_sccb_0.coresccb_0.sub_addr_saved[1] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: BN362 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Removing sequential instance config_sccb_0.coresccb_0.siod_o_cl (in view: work.sccb_design(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Boundary register config_sccb_0.coresccb_0.siod_o_cl (in view: work.sccb_design(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.69ns		 111 /        58
@N: FP130 |Promoting Net config_sccb_0.mid_pulse on CLKINT  I_52 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 instances converted, 58 sequential instances remain driven by gated/generated clocks

=========================================================================================================== Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       config_sccb_0.sccb_clk_0.mid_pulse     SLE                    37         config_sccb_0.coresccb_0.rw_saved     No generated or derived clock directive on output of sequential instance                                      
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST           CCC                    20         config_sccb_0.sub_addr[3]             Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       config_sccb_0.sccb_clk_0.sccb_clk      SLE                    1          config_sccb_0.coresccb_0.sioc_en      No generated or derived clock directive on output of sequential instance                                      
===============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 141MB)

Writing Analyst data base C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

@W: MT246 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v":137:14:137:28|Blackbox LIVE_PROBE_FB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock with period 10.00ns. Please declare a user-defined clock on net config_sccb_0.sccb_clk_0.mid_pulse_0.
@W: MT420 |Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net config_sccb_0.sccb_clk_0.sccb_clk.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Feb  7 22:37:23 2021
#


Top view:               sccb_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.387

                                                                    Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     325.3 MHz     10.000        3.074         6.926     inferred     Inferred_clkgroup_0
clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     100.0 MHz     178.1 MHz     10.000        5.613         4.387     inferred     Inferred_clkgroup_1
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock      100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_2
System                                                              100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
======================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                           |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                    |  10.000      7.353  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  |  10.000      5.273  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock   |  No paths    -      |  No paths    -      |  10.000      7.137  |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                    |  10.000      6.926  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                    clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  |  10.000      4.387  |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock   |  No paths    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival          
Instance                              Reference                                         Type     Pin     Net          Time        Slack
                                      Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[0]     0.108       6.926
config_sccb_0.sccb_clk_0.count[1]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[1]     0.108       7.174
config_sccb_0.sccb_clk_0.count[2]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[2]     0.108       7.220
config_sccb_0.sccb_clk_0.count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[5]     0.108       7.245
config_sccb_0.sccb_clk_0.count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[6]     0.108       7.300
config_sccb_0.sccb_clk_0.count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[7]     0.108       7.320
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[8]     0.108       7.368
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[4]     0.108       7.771
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[9]     0.108       7.820
config_sccb_0.sccb_clk_0.count[3]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[3]     0.108       7.887
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                 Required          
Instance                              Reference                                         Type     Pin     Net                   Time         Slack
                                      Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.sccb_clk     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       sccb_clk_1            9.745        6.926
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       count_3[4]            9.745        6.928
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_s_9_S       9.745        8.218
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_8_S     9.745        8.235
config_sccb_0.sccb_clk_0.count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_7_S     9.745        8.251
config_sccb_0.sccb_clk_0.count[3]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_3_S     9.745        8.265
config_sccb_0.state[1]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_51_i_i              9.745        8.267
config_sccb_0.sccb_clk_0.count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_6_S     9.745        8.267
config_sccb_0.start                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_22_i                9.745        8.269
config_sccb_0.sccb_clk_0.count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_5_S     9.745        8.283
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.819
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.926

    Number of logic level(s):                3
    Starting point:                          config_sccb_0.sccb_clk_0.count[0] / Q
    Ending point:                            config_sccb_0.sccb_clk_0.sccb_clk / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]             SLE      Q        Out     0.108     0.108       -         
count[0]                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.count_RNILGQ7[2]     CFG3     C        In      -         0.854       -         
config_sccb_0.sccb_clk_0.count_RNILGQ7[2]     CFG3     Y        Out     0.210     1.063       -         
m3_e_4                                        Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.count_RNIH4GN[4]     CFG4     D        In      -         1.312       -         
config_sccb_0.sccb_clk_0.count_RNIH4GN[4]     CFG4     Y        Out     0.288     1.599       -         
N_10_mux                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.sccb_clk_1           CFG3     C        In      -         2.345       -         
config_sccb_0.sccb_clk_0.sccb_clk_1           CFG3     Y        Out     0.226     2.570       -         
sccb_clk_1                                    Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.sccb_clk             SLE      D        In      -         2.819       -         
========================================================================================================
Total path delay (propagation time + setup) of 3.074 is 1.087(35.3%) logic and 1.988(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                              Arrival          
Instance                                  Reference                                                           Type     Pin     Net              Time        Slack
                                          Clock                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.count_300[1]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       count_300[1]     0.108       4.387
config_sccb_0.coresccb_0.count_300[0]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       count_300[0]     0.108       4.423
config_sccb_0.coresccb_0.count_300[2]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       count_300[2]     0.108       4.963
config_sccb_0.coresccb_0.count_300[3]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       count_300[3]     0.108       5.037
config_sccb_0.coresccb_0.count_300[4]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       count_300[4]     0.108       5.334
config_sccb_0.coresccb_0.done             clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       done             0.087       5.361
config_sccb_0.coresccb_0.state[11]        clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       state[11]        0.108       6.025
config_sccb_0.coresccb_0.state[21]        clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       state[21]        0.108       6.033
config_sccb_0.coresccb_0.state[20]        clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       state[20]        0.108       6.110
config_sccb_0.coresccb_0.state[2]         clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      Q       state[2]         0.108       6.202
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                              Required          
Instance                                  Reference                                                           Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.count_300[0]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      EN      count_300e       9.662        4.387
config_sccb_0.coresccb_0.count_300[1]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      EN      count_300e       9.662        4.387
config_sccb_0.coresccb_0.count_300[2]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      EN      count_300e       9.662        4.387
config_sccb_0.coresccb_0.count_300[3]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      EN      count_300e       9.662        4.387
config_sccb_0.coresccb_0.count_300[4]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      EN      count_300e       9.662        4.387
config_sccb_0.coresccb_0.count_300[3]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      D       count_300_n3     9.745        5.098
config_sccb_0.coresccb_0.count_300[4]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      D       count_300_n4     9.745        5.098
config_sccb_0.coresccb_0.count_300[1]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      D       count_300_n1     9.745        5.137
config_sccb_0.coresccb_0.count_300[2]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      D       count_300_n2     9.745        5.137
config_sccb_0.coresccb_0.count_300[0]     clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock     SLE      D       N_1_i            9.745        5.224
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.387

    Number of logic level(s):                5
    Starting point:                          config_sccb_0.coresccb_0.count_300[1] / Q
    Ending point:                            config_sccb_0.coresccb_0.count_300[0] / EN
    The start point is clocked by            clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.count_300[1]                 SLE      Q        Out     0.108     0.108       -         
count_300[1]                                          Net      -        -       0.815     -           4         
config_sccb_0.coresccb_0.state_srsts_0_0_o2_1[20]     CFG2     B        In      -         0.923       -         
config_sccb_0.coresccb_0.state_srsts_0_0_o2_1[20]     CFG2     Y        Out     0.164     1.087       -         
N_247                                                 Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.state_srsts_0_0_o2[20]       CFG4     D        In      -         1.335       -         
config_sccb_0.coresccb_0.state_srsts_0_0_o2[20]       CFG4     Y        Out     0.317     1.653       -         
N_257                                                 Net      -        -       0.855     -           5         
config_sccb_0.coresccb_0.count_300_1_sqmuxa           CFG3     C        In      -         2.508       -         
config_sccb_0.coresccb_0.count_300_1_sqmuxa           CFG3     Y        Out     0.226     2.734       -         
count_300_1_sqmuxa                                    Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.un1_resetn_1                 CFG4     D        In      -         2.982       -         
config_sccb_0.coresccb_0.un1_resetn_1                 CFG4     Y        Out     0.317     3.299       -         
un1_resetn_1                                          Net      -        -       0.896     -           6         
config_sccb_0.coresccb_0.un32_i_a2_RNIDNJ41           CFG3     C        In      -         4.195       -         
config_sccb_0.coresccb_0.un32_i_a2_RNIDNJ41           CFG3     Y        Out     0.226     4.421       -         
count_300e                                            Net      -        -       0.855     -           5         
config_sccb_0.coresccb_0.count_300[0]                 SLE      EN       In      -         5.276       -         
================================================================================================================
Total path delay (propagation time + setup) of 5.613 is 1.696(30.2%) logic and 3.917(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       5.273
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required          
Instance                                  Reference     Type     Pin     Net                       Time         Slack
                                          Clock                                                                      
---------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.siod_o_1         System        SLE      D       siod_o_8_0_iv_i           9.745        5.273
config_sccb_0.coresccb_0.count[2]         System        SLE      D       N_243_i                   9.745        5.329
config_sccb_0.coresccb_0.count_300[0]     System        SLE      EN      count_300e                9.662        5.434
config_sccb_0.coresccb_0.count_300[1]     System        SLE      EN      count_300e                9.662        5.434
config_sccb_0.coresccb_0.count_300[2]     System        SLE      EN      count_300e                9.662        5.434
config_sccb_0.coresccb_0.count_300[3]     System        SLE      EN      count_300e                9.662        5.434
config_sccb_0.coresccb_0.count_300[4]     System        SLE      EN      count_300e                9.662        5.434
config_sccb_0.coresccb_0.state[7]         System        SLE      D       N_211_i                   9.745        5.696
config_sccb_0.coresccb_0.state[21]        System        SLE      D       N_233_i                   9.745        5.696
config_sccb_0.coresccb_0.siod_o_1         System        SLE      EN      un1_siod_o_1_sqmuxa_0     9.662        5.716
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.472
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.273

    Number of logic level(s):                4
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            config_sccb_0.coresccb_0.siod_o_1 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                      CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                                    Net      -        -       1.117     -           1         
AND2_0                                            AND2     A        In      -         1.117       -         
AND2_0                                            AND2     Y        Out     0.087     1.204       -         
AND2_0_Y_arst                                     Net      -        -       0.896     -           18        
config_sccb_0.coresccb_0.siod_o_6_sqmuxa_i_o4     CFG2     B        In      -         2.100       -         
config_sccb_0.coresccb_0.siod_o_6_sqmuxa_i_o4     CFG2     Y        Out     0.148     2.248       -         
N_244                                             Net      -        -       1.252     -           28        
config_sccb_0.coresccb_0.siod_o_8_0_iv_0_0        CFG4     D        In      -         3.500       -         
config_sccb_0.coresccb_0.siod_o_8_0_iv_0_0        CFG4     Y        Out     0.326     3.826       -         
siod_o_8_0_iv_0_0                                 Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.siod_o_1_RNO             CFG4     B        In      -         4.075       -         
config_sccb_0.coresccb_0.siod_o_1_RNO             CFG4     Y        Out     0.148     4.223       -         
siod_o_8_0_iv_i                                   Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.siod_o_1                 SLE      D        In      -         4.472       -         
============================================================================================================
Total path delay (propagation time + setup) of 4.727 is 0.966(20.4%) logic and 3.761(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for sccb_design 

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
INV             2 uses
LIVE_PROBE_FB   1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           25 uses
CFG3           32 uses
CFG4           33 uses

Carry cells:
ARI1            10 uses - used for arithmetic functions


Sequential Cells: 
SLE            58 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
BIBUF          1 use
OUTBUF         4 uses


Global Clock Buffers: 2

Total LUTs:    103

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  58 + 0 + 0 + 0 = 58;
Total number of LUTs after P&R:  103 + 0 + 0 + 0 = 103;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 141MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Feb  7 22:37:24 2021

###########################################################]
