;redcode
;assert 1
	SPL 0, <332
	SUB #10, <462
	SLT 300, 90
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-0, 0
	SPL 771, @-725
	JMP 93, #120
	MOV -7, <-20
	SUB 0, 900
	SLT @127, 106
	SUB -931, 204
	JMP 93, #120
	SPL @2, -201
	SUB #10, <462
	SUB #2, -201
	MOV 109, -12
	SUB #10, <462
	MOV 109, -12
	SUB #2, -201
	JMP <-121, <-9
	MOV 109, -12
	SPL 771, @-725
	SLT 102, 620
	JMP <2, -1
	SUB 21, 809
	SLT 102, 620
	SLT 102, 620
	ADD #139, -6
	SUB 21, 809
	SLT 102, 610
	JMN 102, 610
	JMN 102, 610
	SPL 771, @-725
	SUB 100, -19
	SUB 21, 809
	SUB 31, 200
	SUB #10, <462
	SLT 102, 620
	SLT 300, 90
	SUB #10, <462
	SPL 201, @0
	SUB #10, <462
	SLT 102, 620
	ADD @20, @10
	SLT 300, 90
	SPL 0, <332
	SPL 0, <332
	SLT 300, 90
	SLT 300, 90
	SLT 300, 90
