<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='870' ll='872' type='bool llvm::TargetRegisterInfo::requiresVirtualBaseRegisters(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='868'>/// Returns true if the target wants the LocalStackAllocation pass to be run
  /// and virtual base registers used for more efficient stack access.</doc>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='120' u='c' c='_ZN12_GLOBAL__N_118LocalStackSlotPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='420' c='_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='382' c='_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='507' c='_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.h' l='104' c='_ZNK4llvm15PPCRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
