.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001000111000000000
000000001000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000100000010110100000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001101000000110110110100000000
000000000000000000000000000111001110010000100010000100
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000010100000011111110001010100000011
000000000000001011000000000011001100110010100000000000
000000000001010000000000000000000000000000000000000000
000000000000100101000011100000000000000000000000000000
000000000000001000000000000011011111101000110100000010
000000000000000101000000000000101101101000110000000100
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000001110000011110110000000
000000000000000000000000000000000000000011110000000100
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000001000000000010111011000001100111100000000
000000000000000001000010010000010000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 12 7
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000101100110100000000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000100000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011110000100000100000010
000000000000000000000010100000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
101010100000000000000000000001100000000000001000000000
000001000000000000000010110000100000000000000000000000
110000000000000000000000000000001000001100111100000000
000000000000000101000000000000001101110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000001000000000000000000000000100000110011000000000101
110100000000001001100110010111101000001100111100000110
100100000000000001000010000000100000110011000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000011000000100000100000000
000000000000000000000011110000010000000000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 4 8
000000000000000000000000000111101101110001010100000000
000000000000000000000000000000101111110001010000000100
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000010110000011101111000100100000000
000000000000001011000111010011011110110100010000000001

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000010100011000000000000001000000000
000000000000001101000110110000100000000000000000001000
101000000000000101000000000000001010001100111000000000
000000000000000000100000000000011111110011000000000000
110000000000000000000111100000001001001100111000000000
010000000000000000000010010000001101110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000001010000000110000000001001001100111000000000
000000000000100000000010100000001000110011000000000000
000000000000000000000010010000001000001100111000000000
000000000000000000000110100000001001110011000000000001
110000001010100000000000000111001001001100110100000000
000000000001000000000000001101101101000100100000000000

.logic_tile 10 8
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100110000011001000110000100100000000
110000000000000000000000000000111010110000100000000000
000000000000000000000000000000001010000011010110000000
000000000000000000000000001001011101000011100000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110100000000000100000010000000000
000000000000000000000100001011001011010000100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000111000001000000001000000000
000010000000000000000000000000001010000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001001100000010111100001000010101010100111
000000000000000101000010100000001100000001010001000101
000000000000001101100110110011100001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000101100110100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 12 8
000010000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001001000000000000001000
000000000000001000000000000101101000001100111000000000
000000000000000011000010110000010000110011000000000000
000000000000000001000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100000000101000000000001101000001100111000000000
000000000000001101100000000000000000110011000000100000
000000000000000000000000000000001000001100111000000000
000001000000000000000010100000001010110011000000100000
000000000000000000000010100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 9
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000010010001
101010000000000000000000000000001000001100111100000000
000001000000000000000000000000001000110011000000000100
110000000000001000000110000111001000001100111100000000
000000000000001011000000000000100000110011000000000100
000000000000010000000000000101001000001100110100000000
000000000000100000000000000000100000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000011101000000001100110100000000
000000000000000001000010001011000000110011000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000111000000001100111110000000
000000000000001111000000000000001000110011000000000000
101000000001000000000110000101001001001100111100000000
000000001100100000000000000000001010110011000010000000
110000000000000001100000000101101000001100111100000000
000000000000000000000000000000101101110011000010000001
000010100000001000000111010101101000001100111100000000
000001000000001011000111010000101101110011000010000000
000000000000000000000110010111101001001100111100000100
000000000000000000000010000000001011110011000010000000
000000000000000001100000000101101001001100111100000100
000000001100000000000000000000101100110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000101011110011000000000010
110000000000001000000000010101101001001100111100000000
100000000000000001000010000000101001110011000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
101000000000000000000110000000000000001111000010000000
000000000000000000000000000000001110001111000000000000
110000000000000101100110100000000000000000000110000000
010000000000000101000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110010000000000000000100100000000
000000000000000000000011100000001010000000000010000000
000010100000010000000000001000000000010110100000000000
000000001110100000000000001001000000101001010000100000
000000000000001101100110100011000000010110100000000000
000000000000000001000000000000100000010110100010000000
110000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011011111101000110100000000
000000000000000000000000000000001110101000110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111101100111000100100000000
000000000000000000000000000000011100111000100000000000
000000000000001101000000000000000000000000000000000000
000000000000000111100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000000000000000000010101000011110111000100100000000
000000000000000000000110110111011111110100010010000000
110000000000000001000000000111111100111000100100000000
000000000000001101000011110000001111111000100000000001

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010011111110100000110100000000
000000000000000000000011010111111011010000100000000000
101000000000000000000010110111101111000000000000000000
000000000000000101000010001111011001001000000000000000
010000000000001001100010100011111110100000110100000000
010000000000000001000010110111111100010000100000000000
000000000000000101000110010000011001101100000100000000
000000000000000000000010011101001111011100000000000000
000000000000000000000000001101011010010000000000000000
000000000000001001000000001011011010000000000000000000
000001000000000000000110011101111010110100000100000000
000000100000000000000010101111101011110000000000000000
000000000000000101000110011001101110000000000000000000
000000000010000000000010000111111111000100000000000000
110000000000000001100000000001111101000000000010000001
000000000000000000000010010101111011100000000000000001

.logic_tile 10 9
000000000000000000000000000001101011110010110010000100
000000000000000000000010010000101111110010110000100001
101000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011110100000110100000000
000000000000000000000010110000111101100000110000000000
110010100000000000000111010000000000000000000000000000
000001000000000000000111000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000101000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000110100111100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000010000001001111100001000000000
000000000000000000000010100000001010111100000000000000
000000000000001101100011100111101000101011110000000000
000000000000000101000000000000100000101011110010000000

.logic_tile 12 9
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000110010000001001001100111000000000
000000000000000000000110010000001110110011000000010001
101000000000000000000000000000001001001100111000000000
000000000000000000000010100000001110110011000000000001
110000000000000101000000000000001001001100111000000000
100000000000000000000010100000001111110011000000000000
000000000000000000000000010011001000101101110100000000
000000000000000001000010011001101101000100100000100000
000000000000000000000110011000001010101100010100000000
000000000000000000000011110011011101011100100000000000
000000000000000000000000001011001010111101010100000000
000000000000000001000000001101100000010100000000000000
000000000000000000000000011101100000101001010100000000
000000000000000000000010001001001101100110010000000000
110000000000000001000110000001001100101000110100000000
000000000000001001000000000000111111101000110000000000

.logic_tile 2 10
000000000000001000000000010000011001111001000100000000
000000000000000111000011111001001000110110000010000000
101000000000000001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
110000000000001000000000000101011101101100010100000000
100000000000001001000011100000101000101100010000000100
000000000000000000000000000001011000101001010110000000
000000000000000000000011100101000000010101010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110001111111000101001010100000000
000000000000000000000100001101100000010101010000000001

.logic_tile 3 10
000000000000000000000000000101001000001100111100000001
000000001000100000000011110000001001110011000000010001
101000000000000001100110000001001000001100111100000000
000000000000000000000000000000101100110011000000000001
110000000000001000000000010101001000001100111100000001
000001000000000001000010000000101001110011000000000001
000000100000000000000000000001001000001100111100000000
000001000000000000000000000000101101110011000000000001
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000001001110011000000000011
000010100000000000000000000001001001001100111100000001
000001000000000000000000000000101000110011000001000000
000000000000000000000000000111101000001100111100000001
000000000000000000000000000000101001110011000000000000
110000000000001000000000010001001001001100111100000001
100000001100000001000010000000101001110011000000000010

.logic_tile 4 10
000000000000000001100110000011100001001100111000000000
000000000000000000100100000000101101110011000001000000
000000000000001111100110010001101000001100111000000000
000000000000000111100111100000001001110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000001011000000000000101001110011000000000000
000000000001010000000111110101101001001100111000000000
000000000000100000000010010000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001010000000011100101101000001100111000000000
000000001000000000000011110000101110110011000001000000
000000000000000000000000000001101001001100111000000000
000000000000001111000000000000001111110011000000100000
000010000000000000000010000101101000001100111000000000
000000000000000000000000000000101010110011000000100000

.logic_tile 5 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
101000000000000111000110000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
010000000000001111100111110011100000000000000100000000
110000000000000001000010000000000000000001000000000000
000000000000000000000011101000000000010110100000000000
000000000010000000000100001001000000101001010000000100
000000000000000001100000000101000000010110100010000000
000000000000000000000000000000100000010110100000000000
000000000000000111100000000000000000001111000000000100
000000000000000000000000000000001100001111000000000000
000000000000000000000000000101000000010110100000000100
000000000000000000000000000000000000010110100000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000010000011000001001100111000000000
000000000000000000000100000000001111110011000000000000
000000001100100000000000000101001001001100111000000000
000000000001010000000000000000001100110011000000000000
000000000000000001000000000111001000001100111000000000
000000000000000000100000000000001111110011000000000000
000001000000000000000000000111101000001100111000000000
000000100000000000000000000000001001110011000000000000
000000000000000101100110110011001000001100111000000000
000000000000001001000010100000101100110011000000000000
000000000000101101100000010011101000001100111000000000
000000000001000101000010100000101001110011000000000000
000000000000000000000010000001001001001100111000000000
000000000000000101000100000000101100110011000000000000
000000001010000101000010000011001000001100111000000000
000000000000000000000100000000101001110011000000000000

.logic_tile 8 10
000000000000001101100000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
101000000000001101100110110001001100111001000100000000
000000000000000101000010100000001110111001000000100000
110000000000000000000010000001101111110001010100000000
100000000000000000000100000000101101110001010000100000
000000000000000000000000000001101000111001000100000000
000000000000000000000000000000011110111001000000000000
000000000000001000000000011111000001111001110100000000
000000000000000011000011010011001001010000100001000000
000000000000001000000000010000001010111000100100000000
000000000000001011000011010111011000110100010001000000
000000000000001000000000000111011000110100010100000000
000000000000000111000000000000001101110100010001000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000001000000000010000100000000000
110000000000000000000000000001001110100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000001000000000000000000000000001001000000000000000000
000000000000000101100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000111011000101000000000000000
000000000001000000000000000000000000101000000000000000

.logic_tile 10 10
000000000000000101000000011000011110101000000000000000
000000000000000000100010101101000000010100000000000000
101000000000000000000000001011101000010100100100100000
000000000000000000000000001011011000101000000000000010
000000000000100000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000111000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000001010000100000000000000
000000000000000101000000000011011000001000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001110000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000100110000100
000000000000000101000011010000001100000000001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000111001110010000010
000000000000000000000000001001001101110110110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000001000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
101000000001000101000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000100
010000000000001000000010001000000000000000000100000000
110000000000001011000100000101000000000010000000000000
000000000000000011100010100011100000000000000100000000
000000000000000101000010100000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000001000000000000000000100000000
000000000000001101000000000101000000000010000000000000
000000000000001000000000000001100000000000000100000000
000000000000001101000000000000000000000001000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
101000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000001001100000000011101000001100111100000001
000000000000000001000000000000001000110011000000010001
101010000000000000000000001000001000001100110100000000
000001000000000000000000000011001000110011000000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000001101000001100111000000010
000000000000000000000010110000101110110011000000010000
000000000000000000000111100001001001001100111000000000
000000000000001101000010110000101001110011000000000000
000000000000000000000010100001101001001100111000000000
000000000000000000000100000000101000110011000000000000
000000000001000101000000000001101001001100111000000000
000000000110100000100000000000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000101001001001100111000000000
000000001010000000000000000000101001110011000000000000
000000000000000011100111000001101001001100111000000010
000000000000000000000000000000101110110011000000000000
000000000000000011000000000111001001001100111000000010
000000000000000000000000000000101001110011000000000000

.logic_tile 5 11
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001001000000000000000000
101000000000001000000011100000000000001111000000000000
000000000000001111000100000000001010001111000000000001
010000000000001000000010001000000000010110100000000000
110000000000000001000100001101000000101001010000000001
000000000000000000000110011000000000010110100000000000
000000000000000000000011101111000000101001010000000001
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000001
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000001100000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000111100010100101101001001100111000000000
000000000000000000000100000000001110110011000000010000
000010000000100101000000000111101000001100111000000000
000001101111010000100000000000001100110011000000100000
000000000000000000000000000001001001001100111000000000
000000000000000000000010110000101110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000001101000010110000001000110011000010000000
000000000000000011100010000001101001001100111000000000
000000000000000000100000000000001110110011000000000000
000010000000000000000000000111101000001100111000000000
000001000001010000000000000000001101110011000010000000
000000000000000000000000000101001001001100111000000000
000010000000000000000000000000101110110011000000000000
000000000000000001000000000111101001001100111000000000
000000001100000000000000000000001011110011000000000000

.logic_tile 8 11
000000000000000000000010100101000001101001010100000000
000000000000000000000100001011101111100110010010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000100000000000000000111101110111101010100000000
000000000000000000000000001001110000010100000001000000
000000000000010000000110001000000000010110100000000001
000000000000000000000100000101000000101001010000000000
110001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000111011000110100110100000000
000000000000000000000000001111111101110000110000000100
101000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101001111000001000000000000
000000000000000001000000000011011011000001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000001101000000000011111000001000000000000000
000000000000000101000011100001011001000000000000000000
101000000000000000000011100111100001011111100100000000
000000000000000000000000000000101011011111100000000000
000000000000000001100000010001101010110100110100000000
000000000000000101000010001001111100110000110000000100
000010100000001000000000000001000000000110000000100000
000000000000001001000010110000001011000110000000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000000001010000010000000000100
000000000000000000000000001101001000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101001001000010100000000000
000000000000000000000000000101011010000001000000000000

.logic_tile 11 11
000000000000001000000000000000000000010110100100000000
000000000000000001000000000001000000101001010000000000
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001000000000000101100000000000001000000000
000000000000001001000010100000001001000000000000000000
101000000000000101000000010011000001000000001000000000
000000000000000000000011010000001011000000000000000000
010000000000000000000010110001101001001100111100000000
000000000000000101000010010000001001110011000000000000
000000000000000000000010100101001001001100111100000000
000000000000000101000010100000101111110011000000000100
000000000000001000000000000111101001001100111100000100
000000000000000101000000000000001011110011000000000000
000000000000000101100000000111101000001100111100000000
000000000000000000000000000000101011110011000000000000
000000000000000101100000000101001000001100111100000000
000000000000000000000000000000001000110011000000000000
110000000000001000000110110111001001001100111100000000
000000000000001101000010100000001100110011000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000001011100011100000000000000000000100000000
110000000000000011000000000001000000000010000000000000
000000000000001011100000000101100000000000000100000000
000000001100001011100000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000011110000100000100000000
000000000110000000000000000000010000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110010000000000000000010011000000000000000000100000000
000000000000000000000010110101000000000010000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
101000000000000011100111001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000010000001100000000000000100000000
110000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000100
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000011110000011110000000100
000000000000000101000000000000010000000011110000000000
000000000000000000000111100000011100000100000100000000
000000000000000000000000000000010000000000000000000100
110000000000000000000110000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000001111000010100111001000001100111000000000
000000000000000111000000000000001000110011000010010000
101000000000010101000000000000001000001100110000000000
000000000110100101000000000101001110110011000010000000
110000000000001101000111000000011010110001010100000000
100000000000001011000110100101001011110010100000000100
000010100001010011100111001111100001101001010100000000
000000000000001111100100000001101010100110010000000000
000000000001110000000000001101101010111101010100000000
000000000000000000000000000101010000010100000000000000
000010100000000000000000000001100001101001010100000000
000001001010000000000000000001001010011001100000000000
000000000000001101100000000001011011110001010100000000
000000000000000011000000000000101011110001010000000000
110000000000000000000111000111000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 5 12
000000000000000111000111100000001010000100000100000000
000000000000001111100000000000000000000000000000000000
101000000000000000000000010000001100000100000100000000
000000000000000000000011110000010000000000000000000000
010000000000001000000011100001000000000000000100000000
110000000000001111000100000000100000000001000000000000
000000000000000000000011110001000000000000000100000000
000000000100000000000111100000000000000001000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000010000000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000001000000100100000000
000000000001010000000000000000001011000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000011001001001100111000000000
000000000000000000000010000000101101110011000010010000
101010000000000111100010101101001000001100110000000000
000001000000000101100010101011100000110011000000000000
110000000000000000000010000001111111111000100100000000
100000000000000101000010100000011001111000100010000000
000000000000000000000000000011000001101001010100000000
000000001100000000000000001101101000100110010000000000
000000000000000001100111100001101010111101010110000000
000000000000000101000110100011000000010100000000000000
000000000000000000000110001001100001100000010100000100
000000000000000000000010010001001110111001110000000000
000000000000000000000000000001111001110001010100000000
000000000000000000000000000000101111110001010000000100
110000000000000000000010101001000000111001110100000000
000000001010000101000010100001101100100000010000000000

.logic_tile 8 12
000000000100001111000011110111100000001100111100100000
000000000100000001100010000000101000110011000010000000
101000000001010001100000000111001000001100111100000000
000000000000100000000000000000001000110011000010000010
110000100000000000000000000001001000001100111100000000
000001000000010000000000000000101001110011000001000000
000001001010100111000000010101101000001100111100100000
000010000000010000100010000000001101110011000000000000
000000000001010000000110000111101001001100111100000000
000000000000000000000000000000001010110011000000000010
000001000000000000000110000101101001001100111100000000
000010100100000000000000000000001000110011000001100000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000101010110011000000100000
110000000000001000000000000101101001001100111100000000
100000000000010001000010010000001101110011000001100000

.logic_tile 9 12
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000001000
101000000000000000000000000111111110001100111000000000
000000000000000000000000000000010000110011000000000000
010000000000000000000000000101001000001000010100000000
010000000000000101000000000000001101001000010000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000110000000000000111000000100000010100000000
000000000000010000000000000000001010100000010000000001
000000000001010001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000001100110000000011110000001010100000000
000000000000000000000000000101010000000010100000000000

.logic_tile 10 12
000000000001000000000000000000001010000100000110100001
000000000000100000000010100000000000000000000011000100
101000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000010001101000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
000000000000000000000000000001100000101001010000000000
000000000000001111000000001011101010011111100000000010
000000000000001000000010100000000000000000000000000000
000000000110001001000100000000000000000000000000000000
000000000000000000000000001011001010111101010000000000
000000000001010000000000000101001011110110110000000100
000000000000000000000000000101101010101111110000000000
000000000000000000000000000000011001101111110000100000
010000000000000000000000000000011000111001010010000000
010000000000000000000000001011011010110110100000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000110010001001001001100111100000000
000000000000000000000111010000101101110011000000010000
101010000000010000000000000011101001001100111100000000
000001000000100000000000000000001111110011000000000000
010000000000000000000000000101101000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000001000000000000011001000001100110100000000
000000001100001001000000001101000000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 2 13
000000000000001101100000011000000000000000000100000000
000000000000000101000011111011000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
100001000000000000000000000000000000000001000000000000
000010000000000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000000000000000010000000000010110100000000000
000001000000000000000010011001000000101001010000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010010000000000000001000000000000
000000100000000000000000000000000000000000100100000000
000001000000000000000000000000001101000000000000000000
110010000000010001100110000000011110000100000100000000
000001000000100000100100000000000000000000000000000000

.logic_tile 3 13
000000000000000011100111010111101110001100111100000010
000000000000000000000011000000001101110011000010101000
101010000000000000000111010011001001001100111110000010
000001000000000000000011010000001011110011000000000000
010000000000000101000011100101101001001100111110000000
000000000000000000000010100000001011110011000000100100
000000000000000000000110000111001000001100111110000000
000000000000000101000110000000101001110011000000100100
000000000000000101100000010001101000001100111110000100
000000000000000001000010010000101010110011000000000001
000000000000000000000000000101001000001100111110000100
000000000000000000000000000000101011110011000000000100
000000000000000000000110100011001000001100111110000100
000000000000000001000000000000001001110011000000000000
110000000000001000000000000001101000001100111100000100
000000000000000101000000000000101000110011000000000100

.logic_tile 4 13
000000000000000000000000001000000000000000000100000000
000000000100000000000011110101000000000010000000000000
101000000000010111000111001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
010010000000000000000010100001100000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000001010101000000000000001100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000010111100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001011000000000001000000
000000000000000001000000000000000000000000000100000000
000000000010000000000000000111000000000010000000000000
110000000000010000000000010101000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 5 13
000000000000000000000111010011001101001100111100000010
000000000000000101000011100000101011110011000010001100
101000000000000101000111000001001000001100111110000100
000000000000000101000010100000001001110011000000000000
010000000000000011100000000011101001001100111100000010
000000000000000000100010100000001001110011000000100100
000000000000000111000010110001101001001100111100000010
000000000000000000100011110000001101110011000000100100
000000000000000111000010000101101001001100111100000100
000000000000000000000000000000101010110011000000000100
000010100001010001000010000101001001001100111100000100
000001000000100000000000000000001000110011000000000100
000000000000000001000000000001101000001100111100000100
000000000000000000000000000000101001110011000000000000
110000000000000000000000000111001000001100111100000100
000000000000000000000000000000001011110011000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000010000000001000000100100000001
000000000000000000000011110000001111000000000000000000
101000000000001000000000010001100000000000000100000000
000000000000001001000010010000100000000001000001000000
010000000000000000000010100000000001000000100110000000
010000000000000000000000000000001011000000000000000000
000000000000000000000010100011000000000000000100000000
000000000000000000000000000000000000000001000000100000
000010100000001000000000000000000000000000100100000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001110000000000000000000
000000100000000000000000010000001110000100000100000000
000001000000000000000010100000010000000000000000000010
110000000000001000000110100000011000000100000100000000
000000000000000101000000000000000000000000000001000000

.logic_tile 8 13
000000000000001000000000010011101000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000101000000000010111001001001100111100000000
000000000000010001000010000000001100110011000000000100
110000000000000000000110000011101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000100001100110000101001001001100111100000000
000000000001010000000000000000101100110011000000000100
000010000000000000000000000011101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000011100000000101101001001100111100000000
000000000000000000100000000000001100110011000000000100
000000000000000001100000000011101001001100111100000000
000000000110000000000000000000001001110011000000000000
110000000000000000000000000101101001001100111100000000
100000000000000000000000000000101100110011000000000000

.logic_tile 9 13
000000000000100000000010101000000000010110100000000000
000000000001010000000110101101000000101001010000000000
000000000000000000000000000101101010000010000000000000
000000000000000000000000000000101001000010000000000000
000000000000001101000000000011100000100000010000100000
000000000000001001000000000000101001100000010000000010
000000000000100101000010100000000001111001110010100000
000000001110000000000000000101001111110110110001100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000101111010101000000000000000
000000000000000000000010010000100000101000000000000000

.logic_tile 10 13
000000001100001001100000010001000000111001110100000000
000000000000000001000010101001001000100000010000000001
101000000000000000000110100000011011010000000000000000
000000000000000000000000000011001101100000000000000000
010000000000000000000010000111001101110001010100000000
110000000000000000000011100000111010110001010000000100
000000000000000001000111101011000000100000010000000000
000000000000000000000010001011101100000000000000000000
000000000000000001100110000011101100000000000000000000
000000000000000000100010111011100000101000000000000000
000000000100000000000110001000000000010000100000000000
000000001100000000000111101011001100100000010000000000
000000000000010000000000011101101011111100110000000110
000000000000000000000010001101111101111000110001000000
110000000000000000000110000011011111111101010100000000
000000000000000000000000000001111001011100000000000001

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000011010000100000110000011
000000000000000111000000000000000000000000000001000101
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000010110000000000000000000000000000000000000100000000
000001010000000000000000000101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
110000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000

.logic_tile 2 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000101100010100111100001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000010111100001000000001000000000
000000000000000000000010100000001001000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000010000000001110000000000000000000
000000010000000001000000000101000001000000001000000000
000000011110000000000000000000101100000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000001000000000011000000000000001000000000
000000010000000000000000000000101011000000000000000000

.logic_tile 3 14
000000000000000000000000000111101000001100111100000000
000000000000000000000010110000001001110011000000010101
101000000000010000000000000111001001001100111100000000
000000001010100000000010110000101011110011000010000100
010000000000001000000000000101001001001100111100000001
000000000000001011000011100000101110110011000000000100
000000000001011000000010110011101001001100111100000010
000000000000000011000111010000001010110011000000000100
000000010000001101100000000011101000001100111110000100
000000010000000101000000000000101100110011000000000100
000000010001001000000110110011101000001100111100000010
000000010110101001000010100000101010110011000000000001
000000010000000000000110100111001001001100111100000100
000000010000000101000000000000001001110011000010000001
110000010000001101100000000101101000001100111100000100
000000010000000101000000000000101100110011000000000100

.logic_tile 4 14
000000100000000011100000000000000000010110100000000000
000000000000000101100011100001000000101001010000000000
101000000000001000000000000000000000000000100100000000
000000000000001011000000000000001010000000000000000000
110000000000000111000000001000000000000000000100000000
010000000000000111000000000001000000000010000000000000
000000000000000000000010100000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000010000000000000000010000000000000000100100000000
000000010000000000000011110000001001000000000000000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000001001111000000000000
000000010000000000000010000000001011001111000000000000
110000010001010000000000000000000000000000000100000000
000000010000100000000000000001000000000010000000000000

.logic_tile 5 14
000000000000001111100000010111101000001100111110000010
000000000000000111000011100000001011110011000000010000
101000100001000111100010100011101001001100111100000010
000001000000100000000111110000101001110011000000000000
010000000000000000000010100001101000001100111100000010
000000000000000000000110110000001001110011000000100100
000000000000001000000111000101101001001100111100000010
000000000000001111000010110000101111110011000000000100
000000010000000000000000000001001001001100111100000100
000000010010000000000000000000001110110011000000000000
000000011010000000000000000001001001001100111100000101
000000010000000000000011110000001011110011000000000000
000000010000000000000000000101001001001100111100000100
000000010000000000000000000000101001110011000000000000
110100010000000111000010000111101001001100111100000010
000000010000001111000010000000101010110011000000000100

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000001000000000000000000100000000
000000000100000000000000000101000000000010000001000000
101000000000000000000000000001100000010110100000000000
000000000000000101000000000000000000010110100001000000
110010000000000001100110000000000000000000000100000001
110000000000000000100111100111000000000010000000000000
000000000010001001100000010101000000000000000100000000
000000000000000011100010010000000000000001000010000000
000000010001010000000000000101000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000001010000100000110000000
000000110000000000000000000000010000000000000000000000
000000010000000101100111100000011010000100000100000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001000000000000000000110000000
000000010000000000000000001101000000000010000000000000

.logic_tile 8 14
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000001100110011000000010100
101001000000001000000000000000001000001100110100100000
000000000000000101000000000111001000110011000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000001001111000000000000
000000010000000011000000000000001000001111000001000000
110000010000000000000000000000000000000000000000000000
100010010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000001100000000000000000000000001000000000
000000000000000101000010010000001000000000000000001000
101000000000000000000000010000001110000011111000000000
000000000000000000000011000000011000000011110000000000
010000000000000111100000000101101000001100111000000000
010000000000000000100000000000100000110011000000000000
000000000000001000000000000101001000111100001000000000
000000000000000001000010100000000000111100000000000000
000000010000000000000000000101101001110001010100000000
000000010000000000000000000000001001110001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000001000000000010101011000100000110100000000
000000000000000001000010101001101000111000110000000000
101000000000000101000110010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111000101000001111001110100000000
000000010000000000000100000111101100100000010000000000
000010110000001000000000010101011000111000110000000000
000000010000000001000010001101011101110000110000100000
000000010000000001100011000101011001111000110100000000
000000010000000000100000001001101101100000110000000000
110000010000000000000000000001100001111001110100000000
000000010000000000000000001101001001010000100000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010000000000000000000000100100000
110000000000000000000100000101000000000010000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000100000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000110100111100000000000000100000000
000000010000000000000000000000100000000001000000100000

.logic_tile 2 15
000000000000000111000000000101000001000000001000000000
000000000000000000000011100000001111000000000000010000
101000000000000000000000000011100000000000001000000000
000000000000000111000000000000001010000000000000000000
110000000000000011100000000000001000111100001000000000
100000000000000001000000000000000000111100000000000001
000000000000010000000000000000000001001111000000000000
000000000000100000000010000000001110001111000000000000
000000010000000001000000001001001100101000000100000000
000000010000000000000000000001000000111110100000100000
000000010000001000000000000000000000000000000000000000
000000011100001001000000000000000000000000000000000000
000000010000000000000000000101100000010110100000000000
000000010000000000000000000000100000010110100000000000
110000010000000000000110000001001010101000000100000000
000000010000000001000100000001100000111101010000000100

.logic_tile 3 15
000000000000000000000000000111001001001100111110000000
000000000000000000000000000000101010110011000010010001
101010000000010000000000001011101000110011000110000010
000001001110100000000000001011100000001100110010000000
010000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000001000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100110110111000000010110100000000000
000000010000000000000010100000100000010110100000000000
000000010000000000000110110111100000010110100000000000
000000010000000000000010100000000000010110100000000000
110000010000001000000000000000000000001111000000000000
000000010000000101000000000000001100001111000000000000

.logic_tile 4 15
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001000000000000000000000
101000000000001000000000000101100000000000000100000000
000000001110001011000000000000100000000001000000000000
110000000000000101000000000101000000000000000100000000
010000000000000000100011100000100000000001000000000000
000000000000010000000010101000000000000000000100000000
000000000110101101000110110101000000000010000000000000
000000010000000000000111010000000000000000000100000000
000000010000000000000111000101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000011100000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000000
110000010000000000000000000000000000000000100100000000
000000010000000000000000000000001101000000000000000000

.logic_tile 5 15
000000000000000000000111000001101001001100111110000000
000000000000000000000000000000101010110011000010010000
101010000000000111100010100101001001110011000110000000
000000000000000000100100000000101000001100110000000100
010000000000000000000010001000000000010110100000000000
000000000000000000000100000111000000101001010000000000
000000000000000011100011100000000000001111000000000000
000000000000000000100000000000001001001111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000001000000000000000001001111000000000000
000000010000000000000000000000001011001111000000000000
110010010000000001000000000111000000010110100000000000
000000010110000000000000000000000000010110100000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000001000000000010101100000010110100010000000
000000000000001001000011010000100000010110100000000000
101010000000000011100000011001000001111001110100000000
000000001110000000100011001011001000100000010000000010
110000000000000000000000001000011101101000110100100000
100000000000001101000010001011011001010100110000000000
000000100000000000000011100000000000001111000010000000
000001001010000000000010100000001010001111000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000011000000000000010000001000001101001010100000000
000000011100000000000010001101101101011001100000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001101101100101000000100000000
000000010000000000000000001011110000111101010000000100

.logic_tile 8 15
000000000000001101000010101111011110000010101000000000
000000000000000001100100000111011000000001010000000000
101000000000000000000010100111100000000000001000000000
000000000000001101000100000000101011000000000000000000
110000000000000101000000000101100001000000001000000000
110000000000000000100010110000101000000000000000000000
000000000000000101000000000101100001000000001000000000
000000000000000000100010110000001001000000000000000000
000000010000000000000010100001000001000000001000000000
000000010000000000000010100000101101000000000000000000
000000010000100101000010100011101001101101111100000000
000000010000000101000010100001001101110111100000000110
000000010000000101000011100011101000101101111100000000
000000010000000101000000000101001101110111100000100000
110000010000010001000110110111001000101101111100000000
000000010000100000100011010001001101110111100000000100

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001011100111000000000000000000000000000000
000000010000001011100100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000011101000001100000000000
000000010000000000000000001011001100000010010000000000

.logic_tile 10 15
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001000000000000010000000
101010000000010000000000001000000000000000000100000010
000001000000100101000000000101000000000010000010000010
110000000000000000000000001000000000000000000100000001
110000000000000000000000001111000000000010000000000100
000000000000001000000010101000000000000000000100000000
000000000000001011000010101101000000000010000010000001
000000010000000001000000001000000000000000000100000000
000000010000000000000000001101000000000010000010000001
000010010000011000000000000000000000000000000100000010
000001010000101001000000000011000000000010000000000000
000000010000000000000011101000000000000000000100000110
000000010000000000000000000011000000000010000000000000
110000010000000000000010000001100000000000000100000000
000000010000000000000000000000000000000001000000100000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000001000000000000111011000000011111000000000
000000000000001011000010100000000000000011110000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000100
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000001
000000000000001101100110100000001001001100111000000001
000000000000000101000000000000001101110011000000000000
000000000000000001100000010001001000001100111000000000
000000000000000000000010100000100000110011000000000001
000000000000000000000000000001101000001100111000000100
000000000000000000000000000000100000110011000000000000

.logic_tile 3 16
000000000000000000000111000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000100001010000000111000000000000000000000000000000
000001000110000001000000000000000000000000000000000000
000000000000000001000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000001000000000000000101000000010110100000000000
000000000000100000000000000000000000010110100000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000100000010000000000000000011010000011110000000000
000001000100000000000000000000010000000011110000000000

.logic_tile 4 16
000000000000000000000000000101101010101100010100100000
000000000000000000000000000000111100101100010000000000
101010000000000000000000010101001100101001010100000100
000001000000000000000011001011000000101010100000000000
110000000000000011100111010000000000000000000000000000
100000000000000111000011000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000001011111000100100000000
000000000000000001000100000011001001110100010000100000
000010100000000101100110100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000000000011101110100010100000000
000000000000000000000000000011011010111000100000100000
110000000000000000000000001101001100101001010100000000
000000000000000000000000000011100000101010100000100000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000001001111000000000000
000001000000000000000000000000001010001111000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000101000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000000
101000000000001101000010100000000001000000100100000000
000000000000000011000000000000001000000000000001000000
010000000000000000000000000001000000000000000100000000
010000000000000000000010100000000000000001000001000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000100110000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000

.logic_tile 8 16
000000000000000101000000000001001000010010001100100000
000000000000001101100010110101001011001000010000010000
101000000000000000000010101011001000101010100000000000
000010000000000000000100000011000000111100000000000000
110000000000000001100010100001111010011000110000000000
010000000000000000000100000001111001100111000000000000
000010100000000000000000001001001001010011100000000000
000000000000000000000010110111011111001001000000000000
000000000000000000000000010001111010000111000000000000
000000000000000101000011011001111000001010100000000000
000000000000000101000000001001011100010111000000000000
000000000000000000000010101101111111000101000000000000
000000000000000000000000001111011010001100000000000000
000000000000000000000010101011111001110011110000000000
110000000000000000000000001001001001001100000000000000
000000000000000101000010100111011111110011110000000000

.logic_tile 9 16
000000000000000000000000000101111111011010010000000000
000000000000000000000010110000111111011010010000000000
000000000000000000000000001000011010001110010000000000
000000000000000000000000000101001010001101100000000000
000000000000000000000000000101101010000010000000000000
000000000000001101000010111001001100001011110000000000
000000000000000101000000000101100001000000000000000000
000000000000001101100010111101001010001001000000000000
000000000000000000000000001111011010010010100000000000
000000000000001101000000000101011001001001100000000000
000000100000010000000000000000011011001010110000000000
000001000000000000000000001101001010000101110000000000
000000000000000000000000001101101010011100010000000000
000000000000001101000000000101111100100011100000000000
000000000000000000000010101011001000011000110000000000
000000000000000000000110110101011010100111000000000000

.logic_tile 10 16
000000000000000000000000010101000000000000000100000000
000000000000000101000011100000100000000001000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000001101111000100000000000000000
010000000000000000000010101101001000000000000000000100
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000100010000000000000000000011010000100000100000000
000001000000000000000000000000010000000000000000000000
000000000010010000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 11 16
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000001001100000010011000000000000000100000000
000000000000000011000011000000100000000001000000000000
101000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001001000010000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000000000000000011100000010110100000000000
000000001010001111000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001101001100000010000000000000
000000000000000001000000000111101000000000000000000001

.logic_tile 2 17
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000010001
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001101110011000000000100
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000101100000000111001000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000000000000110110000001000001100111000000100
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000110110101101000001100111000000000
000000000000000101000010100000000000110011000000000100

.logic_tile 3 17
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000011100111000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000010000011100111000000011010000011110000000000
000000000000000000000110000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000010000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000111011100001000
000000010000000000000000000000010000000000
101000000000000000000111100101111100000000
000000000000001001000100000000110000100000
010000000000000001000010010001111100000000
110000000000000000000111110000110000010000
000000000000000000000111100111011100000000
000000000000000001000000000000110000100000
000000000000000001000000000101011100000000
000000000000001001100000000011110000010000
000000000000000000000010000101011100000000
000000000000001111000111110011010000100000
000000000000001000000010001111111100000000
000000000000000011000000000111110000100000
010000000000000001000000001011111100000000
010000000000000000000011100101010000100000

.logic_tile 7 17
000000000000001101000010101011011100000010101000000000
000000001000000001100100000111111000000001010000000000
101000000000000101000010000001100000000000001000000000
000000000000001101100110110000101110000000000000000000
110000000000000101000010000001100000000000001000000000
110000000110000000100100000000001101000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000000000100000000101111000000000000000000
000001000000000000000010100001000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000010110011101001101101111100000000
000000000000000111000011010001001001110111100000100010
000000000000000000000010010111001001101101111100000000
000000000000000101000011010101101101110111100000100000
110000000000001101000000000101001001101101111100000000
000000000000001011000010100001101110110111100000100000

.logic_tile 8 17
000000000000000000000000000101100001010110100000000000
000000000000000000000000001011001100011001100000000000
101000000000001011100000001011000001000000000000000000
000000000000000111100000000111001100001001000000000000
000000000000000101000000001111100000011111100000000001
000000000000000000100000000011101010000110000000000000
000000001001001000000000000000001101000000110000000000
000000000000000001000000000000001100000000110000000000
000000000000001000000000010000000001000000100100000000
000000000000000101000011100000001000000000000000000000
000001000000001101100000011000000000000000000100000000
000000100000001011000011100001000000000010000000000000
000000000000000000000000001000001111010011100000000000
000010000000000001000010100111001100100011010000000010
000000000000001001100000000011111100000010100000000000
000000000000000101000011111111010000101011110000100010

.logic_tile 9 17
000000000000000000000000000000011010001110100000000000
000000000000001101000000000101001000001101010000000000
101010100001100000000000000000000000000000100100000000
000000000000010000000000000000001101000000000000000000
000000000000000111100000000101111011010111000000000000
000000000000000000000011100000101110010111000000000000
000000000000001000000110000000000001000000100100000000
000000000000001111000010110000001101000000000000000000
000000000000000000000110100000011011010111000000000000
000010000000000000000000000111001111101011000000000000
000000001100000000000110100101100001010110100000000000
000000000000000000000011111101101010011001100000000000
000000000000001001100110000000011011010111000000000000
000010100000000101000000001111001101101011000000100000
000000001100000001000111100000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 10 17
000000000000000000000111100000011010000100000100000000
000000000000000000000000000000000000000000000000100000
101000000000000000000111000000011000000100000100000000
000000000000000111000010100000000000000000000000100000
010000000000000000000111100000000001000000100100000000
110000000000000101000100000000001010000000000001000000
000000000000000101000010100001100000000000000110000000
000000000000000101000000000000100000000001000000000000
000000000000000000000000001001101000101001010000000100
000000000000000000000000001011110000111110100001000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000001100000000000001000000000000000000110000000
000000000000100000000000001101000000000010000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000

.logic_tile 11 17
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000001000000110000101011000001100111100000000
000000000000000011000000000000000000110011000000000000
000000000000001001100000010101001000001100111100000000
000000000110000111000010000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000100000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000010000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 18
000000000000000000000010000000001001001100111000000000
000000000000000000000111100000001111110011000000010000
101000000000001000000111010001001000101000000100000011
000000000000001011000011010000100000101000000010000000
010000000000000000000010001101000001111001110100000000
100000000000000000000011100001101010010000100010100001
000000000000000001000010000000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000000000000000000101111000111101010100000100
000000000000000000000000001001110000101000000000000010
000000000001010000000000000001001110111000100100000010
000000000000100000000000000000101001111000100000000001
000000000000000001000000000111000000101001010100000010
000000000000000001000000001101001001011001100000000101
110000000000000000000110100101111000111001000100000001
000000000000000000000000000000111011111001000000000101

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000011101111101100010100000000
100000000000000000000000000000011011101100010001000100
000000100001010011100111000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110010100001000000000000000000011010000011110000000000
000000000000100000000000000000000000000011110000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000111000000000101101010000000
000000000000000000000010000000110000000000
101000000000000111000000010011101000000000
000000000000000000100011100000110000100000
110000000000000000000011100001001010000000
010000000000000000000110010000010000100000
000000000000001001000011110101101000000000
000000000000001011000111010000010000010000
000000000000000000000000000101101010000000
000000000000001111000010010011010000100000
000000000000000000000000001101001000000001
000000000000000001000011110111110000000000
000000000000001000000000001001101010000000
000000000000000111000000001001010000100000
110000000000000000000000000101101000000000
010000000000001111000000000111110000000000

.logic_tile 7 18
000000000000000000000000000001101000010010001100100000
000000000000001101000000000101001000001000010000110010
101000000000000001000000000011101000101010100000000000
000000000000001101100000000111100000111100000000000000
110000000000001001100000000000001011001011100000000000
010000000000100101000000000011001100000111010000000000
000000000000000000000000001011101110001100000000000000
000000000000000000000000000111111111110011110000000000
000000100000011000000010101011001111010110000000000000
000000000000000011000010000001111110000101010000000000
000000000000001000000110110111011111010110000000000000
000000000000000111000011001111001101000101010000000000
000000000000001101000010110011101111001100110000000000
000000000000001011000010000111111110100101100000000000
110000000000000101100000000111111000001100110000000000
000000000000000101000000001011001111100101100000000000

.logic_tile 8 18
000000000000000101000000000001000001010000100000000000
000001000000000000100000001101001111001001000000000000
101001000000001000000000000001100000000000000100000000
000010100000000111000000000000000000000001000000000000
000000000000000000000010100001011011011100010000000000
000000000000000000000100001101001010100011100000000000
000000001100000001100010100111101010011010010000000000
000000000000001101000100000000111000011010010000000000
000010100000000011100000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000100000000010100000011010000111010000000000
000010100001001111000000000011011110001011100000000000
000000000000001000000000000001011011000011100000000000
000000000100000111000000001101001010000110010000000000
000000000000001000000110001000011100010011100000000000
000000000000000001000000000111001100100011010000000000

.logic_tile 9 18
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000011110000100000100000000
000000000100000000000000000000000000000000000001000000
010000000000000000000000000111000000000000000100000000
010000000000000000000000000000000000000001000001000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100110000000
000000000000100000000000000000001111000000000001000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110010000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000010000000000000000000100000000
000000000000000000000011001001000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000100000000
000000000110000000000000000000010000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001001100000000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 2 19
000000000000000000000111000001101110110100010100000010
000000000000000111000100000000101100110100010000000001
101000100000000000000111001101100001111001110100000001
000001000000000000000000001101101110010000100000000110
010000000000000000000000010000000001000000100100000000
100000000000000101000011010000001111000000000000000100
000000000000000011100111010000001111101100010100000000
000000000000000000000011000011001001011100100000100101
000000000000000001000000000101011001101000110100000000
000000000000000001000000000000111111101000110000000101
000000000000000000000000001101100000100000010100000101
000000000000000000000010001111101001110110110001000001
000000000000000001000000000001101011111000100100000101
000000000000000001000000000000101010111000100000000001
110000000000000000000010000001011101101100010100000011
000000000000000001000010000000011001101100010000000001

.logic_tile 3 19
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000001010000000000000000000000000000100100000000
000000001110000000000011100000001100000000000000000000
010000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000011100000000000001010000100000100000000
000001001010000001100000000000000000000000000000000000
000000000000000101100110001001001101000010000000000000
000000000000000000100000000111011111000000000000000000
000000000000000000000000000000011000000100000100000000
000000001000000000000000000000010000000000000000000000
000000000000000000000000001101100000101001010100000001
000000000000000000000000000101001001011001100000100100
110010100001010001100110001000000000000000000100000000
000001000000000000000000000101000000000010000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000110000000000000000000010000000011110000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000001010000000000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000010000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000100000100000000010000000001010000000
000000011001010000000100000000000000000000
101000000000000000000000000000001010000000
000000000000000000000000000000010000000000
010000000000000000000010000000001010000000
110001000010000001000000000000000000000000
000000000000000111000010000000011010000000
000000000000000000100000000000010000000000
000000000000000001000000000000001010000000
000000000000000001000000000011000000000000
000000000000000000000000000000001010000000
000000000000001111000000000011010000000000
000000000000000101000000001000001010000000
000000000000000000000000000111000000000000
110000000000000001000000000101101110000000
010000000000000000100000001001000000000000

.logic_tile 7 19
000000000000000000000010101001011010010100000000000000
000000000000001101000110100001100000000000000000000000
000010000000001000000000001011100000010000100000000000
000001000000000001000000000111001001000000000000000010
000000000000000000000000000011001001010011100000000000
000000000000000000000000001001111100000010010000100000
000001000000000000000000001011101001001101100000000000
000000000000001101000000000101011110110010010000000010
000000000000010000000110100111011100010011100000000000
000000000000000000000000000000011000010011100000000000
000000000100001000000010100011100001011111100000000000
000000000000000101000100001001001110100000010000100000
000010100000001000000000001001011010000011110000000000
000000000000000101000000000001100000010101010000100000
000000000000001000000000001011101001000010000000000000
000000000000000001000000000111011010001111100000100000

.logic_tile 8 19
000000000000000000000000010111100000000000000100000000
000000000000000000000010000000100000000001000000000000
101000000000000001100000000011100000000110000000000000
000000000000000000000000000111101011011111100000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000010010000000000000000000000000000
000000000010000000000000001000001000000110110000000000
000000000000000000000000000011011110001001110000000000
000000000000000101000000010111011000000110110000000000
000000000000001101000010100000101100000110110000000000
000000000000000011100000010000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000001101000011110000001110000000000000000000
000000000000000101100000010000001100000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
101000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000100
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000000000000001101100000000011000000000000000110000000
000000000000000101000000000000000000000001000001000000
000000000000001000000000010000011110000100000100000000
000000000000000101000010100000000000000000000001000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001100000000000000100000
110000000000000101100110100011100000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 10 19
000000000000001000000000010101000000000000000100000000
000000000000001011000011100000000000000001000000000000
101000000000000000000000010000001100000100000100000000
000000000000000000000011000000010000000000000000000000
010000000000001000000011110000000000000000000100000000
010000000000000011000011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010110000001001000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000001101000000000000000000000001000000000000
000000000010000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000010000000000000000001000001100111100000000
000000000000100000000000000000001100110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100110110000000
000000000000000000000010000000001101110011000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000001000000000
000000000000000101010000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000101100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001111000000000000000000
000010000000000001000000000111100000000000001000000000
000000000110000000000000000000000000000000000000000000
000000001100000101100010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000001010001000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000101000000101001010110000010
000000000000000000000000001011101110100110010000000001
101000000001010000000111100111001111011000110100000001
000000000000000101000100000000101100011000110010000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
000010100000000000000000000111000000000000000100000000
000000001010000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000011000111000000000010000000000100
000000000001010101100000000111111001010000000010000000
000000000000100000100000001011101001000000000000000000
000000000000000011000110100000000000000000000100000000
000000000000000000000100001011000000000010000000000010
110000100000000000000110001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 4 20
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000010000001010000000000000111011010000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000010100000100000110011000000000001
000000000000000000000011100000001000001100111000000000
000000000000000000000000000000001100110011000000000100
000000000000000101100000010000001001001100111000000001
000000000000000000000010100000001111110011000000000000
000010000001010000000000000000001000001100111000000100
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001000001100111000000100
000000000000000000000000000000001011110011000000000000
000000000000000000000110110000001000001100111000000100
000000000000000000000010100000001011110011000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000010110100000000000
000000000000000000000011000000100000010110100000000000
000000000000000011100000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000100000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000010000000000000000000000000011010000011110000000000
000000000110000000000000000000000000000011110000000000

.ramt_tile 6 20
000000000000000000000000000000011010000000
000000000000001001000000000000000000000000
101000000000001000000000000000011000000000
000000000000000111000000000000000000000000
110000000000000000000111100000011010000000
010000000000000000000100000000000000000000
000000000000001111000000000101101110000000
000000000000000111100000000000000000000000
000000000000000001000000000000011010000000
000000000000000000100010000001000000000000
000000000000000000000000000000011000000000
000000000000001111000000000011000000000000
000000000000000101100000001000011010000000
000000000000100000000000000011000000000000
010000100000000000000000001101001110000000
010001000000000000000011111111100000000000

.logic_tile 7 20
000000000000001000000110101011111011100000000100100001
000000000000000001000000001101011101000000100000000010
101000000000000000000110000111001110101111110000100001
000000000000000000000000000000011011101111110000000000
000000000000000001100110000111100000010000100000000000
000000000000000000000011100000001011010000100000000010
000000000000000000000010101001000001000110000000100000
000000000000001101000110011001001101101111010000000000
000000000000000000000000001001000000010110100000000000
000000000000001001000000001111101000100110010000100000
000000000000000111000110010111001110000000010000000000
000000000000000000000110000000101011000000010000100000
000000000000000111000010000101100000000110000000000000
000000000000000000000100000101001100100000010000000000
000000000000001011100110100000011110000100000100000000
000000000000000001100000000000000000000000000000000000

.logic_tile 8 20
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000001000000000000000000000000000000000000000
000011100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000010001011100000001000000000000000000100000000
000000000000000111100000001011000000000010000000100000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000000000000000000000001000001000000
000010000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001101000000000011011001101001010000000101
000000000000000011000000001001101000111001010001100000
110000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000001100000

.logic_tile 10 20
000000000000100000000011100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011100000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001001010101001010000000100
000000000000000000000000000011110000111101010000100000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 11 20
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001000000110000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
101000000000001000000111000001111100000010000000000000
000000000000000001000000000101001001000000000000000000
010000000000001001100011100000000000000000100100000000
100000000000001111000000000000001111000000000000000000
000000000000001111100110000000001010000100000100000000
000000000000001111100000000000010000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001101011110101000000010000000
000000000000000001000000001111010000000000000000000000
000000000000000000000111110111000001000110000000000000
000000000000000000000010000001101011000000000000000000
110000000000000000000111010101100000000000000100000000
000000000000000000000110000000000000000001000000000000

.logic_tile 2 21
000000000000001011100000000001000001000000001000000000
000000000000001001000000000000001001000000000000010000
000000000000000011100000010111000000000000001000000000
000000001010000000000011010000001000000000000000000000
000000000000000001000000010101100001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000010000000010000001000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000000101000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 3 21
000000000000000111000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000001100001000000001000000000
000000000110001011000000000000001011000000000000000000
000000000000001011100011110101000001000000001000000000
000000000000001011100011010000001000000000000000000000
000000000001010001000111010101000001000000001000000000
000000001010000111000111000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000101100001000000001000000000
000001000010000000000000000000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100001100000000000000101100001000000001000000000
000001000000100000000000000000001010000000000000000000

.logic_tile 4 21
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000000000011001000001100111000000000
000000000110000000000000000000100000110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000010000000000000000100000110011000000000001
000000000000001101100000010000001000001100111000000100
000000000000000101000010100000001100110011000000000000
000010000000100000000000000000001000001100111000000100
000000000000000000000000000000001100110011000000000000
000000000000000000000110100000001001001100111000000100
000000000000000000000000000000001110110011000000000000
000001000000001101100110110000001001001100111000000100
000000000100000101000010100000001110110011000000000000

.logic_tile 5 21
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001011100000000000000000010110100000000000
000000000100000011000000001101000000101001010000000000
000000000000001000000111010000011100000011110000000000
000000000000001011000111010000000000000011110000000000
000000000001000000000000000000001110000011110000000000
000000000110100000000000000000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000010100001000101100000000000000001001111000000000000
000000000000100000100000000000001000001111000000000000
000000000000000101100110101000000000010110100000000000
000000000000000000100100000001000000101001010000000000
000000000000010000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110100000000
000000000000001101000000000000010000000011110000000000
000000000000000000000000000001011110000000000000000000
000000001010000000000010001101000000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001000000000001001101110100010000000000000
000000000000000011000000000101101111000100010000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000001000000000001111101010011110100000000000
000000000000000001000000000001101111011101010000000000
101000000000001000000000000011101111000110000000000000
000000000000000001000000000101111111010110000000000000
000000000000001001100000001101001111010100000100000000
000000000000000011000000001011011010100000010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000110000100000000
000000000000000000000000001011001000001001000010000000
000000000000000000000000000011111011010100000100000000
000000000000000000000010010101101011010000100000000010
000000000000000000000010110101001110111110100100000000
000000000000000000000010000101010000101001010000000101
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111000000011000000100000100000000
000000000000000111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001111101111000110000000000
000000000000000000000000000000111101111000110001000000
110000000000000000000010001111100000101001010000000000
000000000000000000000000000101100000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001101101100010000000110000000
000000000000000000000000001011101111101001000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000001011001000010000000000000
000000000000000000000000001001101000000000000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000011000000000000001000000000
000000000000001111000000000000001010000000000000010000
101010000000001000000000000011100000000000001000000000
000001000000000011000000000000101010000000000000000000
010000000000001011100000000000001000111100001000000000
100000000000001011100000000000000000111100000000000001
000000000001011001100000001001011100000010100000000000
000000001110000111000000001011000000101000000000000100
000000000000000001000010001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000100000001000000110000000000000000000000100000000
000001000100001101000010001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001100000000000000000000000
000000001110000000000000000101000000010110100000000000

.logic_tile 3 22
000000000000000011100000010011000001000000001000000000
000000000000000000000011010000001000000000000000010000
000010000000000000000000000001000001000000001000000000
000000000000000111000011100000101011000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000001011000000000000101010000000000000000000
000000000000001011100111010101100000000000001000000000
000000000000001011000111010000001000000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000010000001100000000000001000000000
000000001010000000000100000000001010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000001000001000111101010000000010
000000000000000000000000001011000000111110100000000000

.logic_tile 4 22
000000000000000111000000000001101000001100111000000000
000000000000000000000011100000000000110011000000010000
101010100000000001100011110000001000110000000100000010
000001000000000000000011010000001000110000000001000100
010000000000000001000010000011111000101000110100000001
100000000000000101000000000000011011101000110011000000
000000000000001001000111000001111010111101010100000001
000000001100001011000000000001100000101000000010000001
000000000000000000000000001001000000100000010110000100
000000000000000000000000000011001001110110110010000000
000000000000010001000000001000000000010110100000000000
000000000000100001000010000101000000101001010000000000
000000000000000000000000001001001010101000000110000010
000000000000000000000000001101000000111110100000000000
110000000000000000000000000101011100111101010100000100
000000000000000000000000000001010000101000000000000010

.logic_tile 5 22
000000000000000001100000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000001000000110000000011000000100000100000000
000000000000001011000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110101001011000000010000000000000
000000000000001101000100000011011011000000000000000001
110000000000000101100000000000011110000100000100000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001011000000000000001000
101000000000000000000000000000001011001100111000000000
000000000000000000000000000000011100110011000000000000
110000000000000111000010100011101000001100111000000000
010000001010000000000000000000100000110011000000000000
000000000000000001100000000001001000001100110000000000
000000000000000000000011110000100000110011000000000000
000000000000000001100000001101101100001000000000000000
000010000000000000000010000101101010001110000000100000
000000000000000001100110000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000011111011010001001000000000000
000001000000100000000010001111111010001010000000100000
110000000000000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 8 22
000010000000000000000010110000000001000000001000000000
000000000000000000000111110000001100000000000000001000
101000000000000111000000000111011100001100111100000000
000000000000000000100000000000000000110011000000000110
010000000000000000000000000000001000001100111110100000
010000000000010000000000000000001101110011000000000000
000000000000000000000000000000001000001100110110100000
000000000000000000000000000000001101110011000000000000
000000000000000000000110011000000000010110100100000000
000000000000000111000010000011000000101001010000100100
000010100000001000000000001000011110111101010000000100
000000000000000001000000000001000000111110100000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000011011110111100010000000000
000000000000000000000000000000001001111100010010000000

.logic_tile 9 22
000000000000000000000000000000001100000100000100100000
000000000000000000000010000000000000000000000000000000
101000000000000000000111100101101001100000000000000000
000000000000000000000100000011111001000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001111111110000000000
000000000000000000000000001101101001101111010000000000
000000000000000101100110100101111001111000110000000000
000000000000000000000000001111111111110000110001000000
110000000000000000000010100101101110001000000000000000
000000000000000000000000000000101100001000000000000000

.logic_tile 10 22
000000000000000011100000000001011001010000000000000000
000000000000000000100000000000011100010000000000000000
101000000000000000000010100101011110101000000000000000
000000000000001111000000000000000000101000000000000000
000010100000000111000000001111100001111111110000000000
000001000000000000000000001101101111011111100010000000
000000000000000000000010100000000001000110000000000000
000000000000000000000100000111001100001001000000000000
000000000000000000000000000000000001001001000000000000
000000000000000000000000000101001110000110000000000000
000000000000001001100000001111101010101000000000000000
000000000000000001000000001001001000010000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000
010000000000000101100010010000000000000000000000000000
010000000000000000100010010000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000001000000000000000001000000001000000000
000000000000000000100010110000001101000000000000001000
101000000000000101000000001111011100101101111100000000
000000000000000111100010111101011110110111100010000000
110000000000000101000110011101001000101101111100000000
110000000000000000100010000001101100110111100000000000
000000000000000000000010111101001000101101111100000000
000000000000001101000111011101101110110111100000000000
000000000000001000000000001111001001101101111100000000
000000000000000111000000000001001100110111100000000000
000000000001011001100110011011001001111100110100000000
000000000000100001000011010011001011110011110000000000
000000000000001001100111100001011100000100000000000000
000000000000000111000000000101011001000000000000000001
110000000000010000000000001001111011000010000000000000
000000000000100000000000000001111010000000000000000000

.logic_tile 2 23
000000000000001001100000000101111011001100111000000000
000000000000001111000011110000101000110011000010001000
000010000000000111100111100111111110000011111000000000
000001000000000101100100000000101000000011110000000000
000000000000001111000011110001101010000011111000000000
000000000000000011000011110000001101000011110000000000
000000000000000001100010010111001011000011111000000000
000000000000000001000011100000111001000011110000000000
000000000000000101100000010101001101000011111000000000
000000000000000000100010000000101100000011110000000000
000000000001011011100110000101101011000011111000000000
000000000000100001100000000000001100000011110000000000
000000000000000000000110000111101110000011111000000000
000000000000000011000000000000101000000011110000000000
000000000000000001000010010001011011000011111000000000
000000000000000000000010000000111101000011110000000000

.logic_tile 3 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000001000000110000111000001000000001000000000
000000000000001001000100000000101001000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010010000101110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000110100111000001000000001000000000
000000000000010000000000000000101011000000000000000000
000000000000000000000010010011100000000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000111101100000000111000000000000001000000000
000000000001110101000000000000101111000000000000000000

.logic_tile 4 23
000000000000000011100111000000001011101100010100000010
000000000000000101100100000001001000011100100000000101
101000000000001000000000000001111001101000110100000001
000000000000000011000011100000101110101000110010000000
010000000000001000000000001011100001111001110100000001
100000000000001011000011100001001010100000010010000000
000000000000000001000000001000000000000000000100000000
000000000000000001000010010101000000000010000001000001
000000000000000000000010001001000001101001010100000100
000000000000000000000000001011001000100110010001000001
000000000001010001000000000001111110111101010110000100
000000000000100001000010001001010000010100000000000000
000000000000000000000000001101101010101000000100000110
000000000000000000000000000001110000111101010000100000
110000000000000000000010000011111000101001010100000100
000000001110000001000000001011000000010101010000100000

.logic_tile 5 23
000000000000000011100000000000011000000100000100000000
000000000000000000110000000000010000000000000000000000
101000000000000000000011100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000001100000000000011010000100000100000000
100000000000000101000000000000000000000000000000000000
000010000001000000000110000000000000000000000000000000
000001000000100111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000010100000000000000101101010000010000000000100
000001000000000000000000000101101110000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
110000000100000000000000001000000000000000000100000000
000000000001010001000000000111000000000010000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000001000000100000100000000
110000000010000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000001000000000000000
000000000000000000000000001001011011001110000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100000001000000000000000000100100001
000000000000000000100000000011000000000010000001100100
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000011100000000011001110111100000000000000
000000000000000000000000001101010000111110100001100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000001101000000000001011011000000000000000000
000000000000000001000000000011001000100000000000000000
101000000000001000000000000001001101101001010100000000
000000000000001001000000000011001101101001110000000011
000000000000001001100000001111011100101001010100000000
000000000000001111100000001111111100011110100000000101
000000000000001000000010100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000011101111011010100000000000000011
000010001000000000000100000101011010000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000110001011001010000000000000000000
000001000000000000000000000101001000010000000000000000

.logic_tile 10 23
000000000000000101000000000111100000000000001000000000
000000000000010000100011110000100000000000000000001000
101000000000000101000000000000011100001100111100000000
000000000000000000000010110000011100110011000000000000
010000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000001111000000000101001000001100111100000000
000000000000000001000010100000100000110011000000000000
000000000000000001100000000101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000011011011010010000110000000000
000000000000000000000010000001101000110000110000000000
000000000000000000000000010000011110000011110100000000
000000000000000000000010000000010000000011110000000000
000000000001010000000000010001100001111001110010000101
000000000000000000000010000000101011111001110011100110

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000001001100000010000000001000000001000000000
000000000000001111000011100000001110000000000000001000
101000000000001000000110011001111110101101111100000000
000000000000000001000011110101101000110111100000000000
010000100000001000000011110101001001101101111100000000
110000000000001111000010001001101001110111100000000000
000000000000000000000000011111001000101101111100000000
000000000000001111000011110101101010110111100000000001
000000000000000000000000000101101001101101111100000000
000000000000000000000000001001101000110111100000000000
000000000000000001100000011001101001101101111100000000
000000001100000000000010000101101100110111100000000000
000000100000000000000110000101101001101101111100000000
000000000000000000000000001001101101110111100000000000
110000000000000101000000001001001001101101111100000000
000000000000000000000000000101001001110111100000000000

.logic_tile 2 24
000000000000001001100111110111011000000011111000000000
000000000000000001000111100000111000000011110000010000
000000000000001111100111010011011010000011111000000000
000000000000001011100011100000001000000011110000000000
000000000000000000000111000001111010000011111000000000
000000000000000111000111110000001101000011110000000000
000000000000000111000110000111001010000011111000000000
000000000000000001000000000000111011000011110000000000
000000000000001111000000010111111100000011111000000000
000000000000000111100010000000001001000011110000000000
000000000000000101100000000111101110000011111000000000
000000000000000000100000000000001100000011110000000000
000000000000000001000110010111101011000011111000000000
000000000000000000000011010000101001000011110000000000
000000000000001001100000010101111000000011111000000000
000000000000000001000010000000101001000011110000000000

.logic_tile 3 24
000000000000101000000000000011100000000000001000000000
000000000001001001000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000001100000000101100000000000001000000000
000000100000000001100010000000101100000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000110100101000000000000001000000000
000000000010000000000000000000101101000000000000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010

.logic_tile 4 24
000000000000000011100011101111000001001001000110000000
000000000000000000100010101101001100110110110000000001
101010000100010011100111111011101110111101010100000000
000000000000100000000011100001000000010100000011000001
010000000000000101000000000001111010101110000000000000
100000000000000000000010001001101010101101010000000000
000010000000001000000011110111111100101001010100000001
000000000000011011000010000001000000010101010001000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001011100000100000010110000100
000000000000010001000000001111001011110110110000000000
000000000000000001000000011111011100101000000000000000
000000000000000001000010001001110000000001010000000000
110000100000000001000000001011000000100000010000000000
000001000000010000000010001101001001000110000000000000

.logic_tile 5 24
000000000000000011100111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000001010111000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
010000000000000111000110001011011010000000000000000000
100000000000000000000000001101011001000010000000000000
000000001100000000000110000000001010000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000100100001100000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000010000001110000100000100000000
000010000000000000000010110000010000000000000000000000
110000001110001000000000001101011101000010000000000000
000000000000000001000000000111111100000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000001000000000010110100100000000
100000000000000000000000001011000000101001010010000000

.logic_tile 8 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010101100000010000000001000000001000000000
000000000000000000000010100000001100000000000000000000
000010000000001101100110110000000001000000001000000000
000000000110000101000010100000001100000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 9 24
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
101000000000000000000000010000011100001100111100000000
000000001010000000000010000000011100110011000000000000
110000000000000000000000000000001000001100111100000000
010000000001010000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000011100000000000110011000000000000
000010100000000001100110010000001001001100111100000000
000000000001010000000011100000001100110011000000000000
000000000100000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
110000000000001000000000000000001001001100110100000000
100000000000000001000000000000001101110011000000000000

.logic_tile 10 24
000000000000001000000000001000011010111101010000000000
000000000000001111000000001101000000111110100001100000
101000000000000101000111101001000001001111000100100000
000000000000000101000110100001001110011111100000000000
000000000000000101000010101000000001000110000000000000
000000000000000000000010101101001100001001000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000011011000101000000000000000
000000000000000000000000000000010000101000000000000000
000000100000000000000110000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000000000000000000001000011100011111110000000100
000000000000000000000000001001011010101111110000000000
000000000000000000000000000001101010101000000000000000
000000000000001101000000001101010000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001111110111101010010000000
000000000000000000000000000000010000111101010000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001111100110010001101000101101111100000000
000000000000000001000010000101001000110111100000010000
101000000000000101100000000101101000101101111100000000
000000000000000000100000000001001100110111100000000000
010000000000000111100011000001101000101101111100000000
110000000000000000000100000101001001110111100000000000
000000000000000101100000000101101000101101111100000000
000000000000000000100000000001001001110111100000000000
000000100000000001100000000111101001101101111100000000
000000000000000000000000000101001010110111100000000000
000000000000000001100000000101101001101101111100000000
000000000000000000000000000001001100110111100000000000
000000000000000000000000000111101001101101111100000000
000000000000000000000000000101101010110111100000000000
110000000000001000000000010000001000111100001000000000
000000000000000001000010000000000000111100000000100000

.logic_tile 2 25
000000000000001001100111000001101010000011111000000000
000000000000000001000000000000101000000011110000010000
101000000000001011100111100101011110000011111000000000
000000000000000001000011110000001000000011110000000000
010000000000000111000010000101101000111100001000000000
110000000000000111000011100000100000111100000000000000
000000000000001001100111110001101000100011110000000000
000000000000001111000110110000001110100011110000000000
000000000000001101000000001001101001110000000000000000
000000000000001011100000001101011111000000000000000000
000000000000000101100000001000011010101011110100000000
000000000000000000100000000101000000010111110000100000
000000000000001000000000001011011010111111110000100001
000000000000000101000000001001000000111110100011000000
110000000000000101100110001011001010100010000000000000
000000000000000000100000000011001011000100010000000000

.logic_tile 3 25
000001000000001011100110010011001001100000000000000000
000010100000000011100010100000011011100000000000000000
101000000000000011100111010111001000010100000000000000
000000000000000000100011110000010000010100000000000000
110010100000100011100110100101111110100010000000000000
110001000001000000000011100011001010001000100000000000
000000000000001001100110010111101101010000000000000000
000000000000000011100110000000011011010000000000000000
000000000000000101000010010000000000000110000000000000
000000000000000001100010000001001001001001000000000000
000000000000000000000000000000000000010000100000000000
000000000000000000000000000001001101100000010000000000
000001000000100001000011001111101011101010000000000000
000000100001000000100000001111111010001010100000000000
110000000000000001100110101101011001010100000110000000
000000000000000001000110001001111000011101000000000010

.logic_tile 4 25
000000000000001000000111000101101011110110100100000000
000000000000001111000100000101011010110100010010000000
101000000000001011100000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
110000000000000101100000001001011010101011010100000000
110000000000000111000011100001101010000111010010000000
000000000000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101011010110011110100000000
000000000000000000000000000101001000100001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001111011110011110100000000
000000000000000000000100000101001001100001010010000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000011100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001000000000001011011000000000000000000000
000000000000010001000000001101001011000000010000000000
010000000000000001100000000001000000000000000100000000
100000000000000000000011100000000000000001000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000001000010110000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001010000000000000000000
110001000100000000000000000001001010010110100000000000
000000100000000000000000001111100000000001010001000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000111101000011011010001110000000000
000000000000000000000100000101001101100010110000000100
101000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000110000000000000001000011010010111110000100000
110000000000000000000000000101000000101011110000000011
000000000000000101000000000011111000101111010000000100
000000000000001101100000001001111110011111110000000000
000000000000000000000000000000000001001111000100000100
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000001000000110001000011010111110100000000000
000000000000000001000000000101000000111101010010100010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000001111100000000000001000111100001000100000
000010100000000111100000000000000000111100000000010000
101000000000001000000000011011011001010111100000000000
000000000010001001000011111101011110000111010000000000
110000000000000000000000000000000000000000000100000000
010000000000001111000000000001000000000010000000000000
000000000000001000000010100000000000000000000100000001
000000000000000111000110000101000000000010000000000000
000000000000000111100000010000011100000100000100000000
000000000001010111100011100000000000000000000000000000
000000000000000111000000000001111011010111100000000000
000000000000000000100000000011011010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000

.logic_tile 9 25
000000000000000000000000000111011000111000110100000000
000000000000000000000011100000111110111000110000000000
101000000000001101100010101101101101111001110100000000
000000000000001011000000001011111111111110110000000100
010000000000000101100000010101011111111101110100000000
010000000000000000000010101011111111111100110000000000
000000000110000101000110101011100000000000000000000000
000000000000000111000010001111101101001001000000000000
000000100000000000000010011101111011010100000000000000
000000000000000000000010101011101000010110000000000000
000000000000001000000110110101101010101011110100000000
000000000000000111000010001111000000000011110000000000
000000000000000101100110010011100000000110000000000000
000000000000000000000010100111101101000000000000000000
110000000000000000000110111011101111111111000100000000
000000000000000000000010101011011000111111100000000000

.logic_tile 10 25
000000000000000000000110100001101001110100110000000000
000000000000000000000000000000011001110100110010000000
101000000000000011100000011001101111100000010100000000
000000000000000101100011000101001100010100100000000000
000000000000100000000111001111011010110000000100000000
000000000001010101000010100001101111111000000001000000
000000000000001111000110011111011000100000010100000000
000000000000000001100010001101101011010000110000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001011001001000110000000000000
000001000000000001100000000001111011101000000100000000
000000000000000000000010101101001100010100100000000000
000000000000000001100110011111111011010000100100000000
000000000000000000000010001001111000101000010010000000
000000100010000000000000001101011010001001000100000000
000001000000000000000010101111111010001101000001000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001001000000101001010000000101
000000000100000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000001111100001000000000000000000
000000000000000011000010101011001111100000010010000000
000000000000000101000000001001111011000010000000000000
000000000000000101000010101001001010000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010000101001000000100000000000000
000000010000000000000000001101011010000000000000000000
000000010000000000000000001000001000000000010000000000
000000010000000000000000000001011100000000100000000000
000000010000000001100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000010000000000100110010000000000
000000000000000000000011010101001111011001100000000000
000000000000000011100000011111011000100000000000000000
000000000000000000100011111111011010000000100000000000
000000000000001111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100110100101111000000011110000000000
000000010000000000100100001001100000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 3 26
000000000000100000000111000000000000000000000000000000
000000000001010000000111110000000000000000000000000000
101000000000000000000000000000001110000100000110000001
000000000000000000000011100000010000000000000000000000
010000000000000000000000001000001001101111110000000000
010000000000000000000000001001011100011111110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001111101001111000110000000010
000000010000000000000000000011111001110000110000100000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000

.logic_tile 4 26
000000000000001000000000000101000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000011100000000000000000000000001000000000
000000001000000000000000000000001100000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000010000000000000000000000000000000
000000000000001000000111000001000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000010000100001000000000111000000000000001000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 5 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000011100000000000000000100100000000
010000000000000000000000000000001101000000000000000001
000000000100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011110000001010000000000010000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
110000010000100000000000000000001011111100010000000000
000000010000000000000000001111011101111100100010000100

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
101000000000000000000110010001100000000000001000000000
000000000000001101000010000000100000000000000000000000
010000000000000000000010100000001001001100111000000000
110000000000000101000000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000101000100000000001001110011000000000000
000000010000000000000000001101001001001000010100000000
000000010000000000000000000001001100011110110000000000
000000010000001000000000001101111001000010000000000000
000000010000000001000000001001111010000000000000000000
000000010000000000000110001101101010000011110100000000
000000010000000000000000001001000000111100000000000000
110000010000000000000000000111000000111001110100000000
000000010000000000000000000101101001100000010000000000

.logic_tile 8 26
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000011010001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
110000010000000111100000000000011110000100000100000000
000000010000000000100000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000010000000001000000100100000000
000000000000000101000010010000001010000000000000000000
101000000000000000000110001000011110111000100000000000
000000000000000000000100001111011111110100010000000000
110000000000001000000000000000000000000000100100000000
110000000000000001000010100000001100000000000000000000
000000000000000101000010101111101000010111100000000000
000000000000000000000000001001011101000111010000000000
000000010000001000000010100000000001000000100100000000
000000011000000101000100000000001011000000000000000000
000000010000001000000000000001000000000000000100000000
000000010000000001000000000000000000000001000000000000
000000111100000000000010111101011110101001010000000000
000000010000000000000010000011010000101010100000000000
110000010000000001000110000000000000000000000100000000
000000010000000000000010011101000000000010000000000000

.logic_tile 10 26
000000000000000000000000000000001100111100010100000000
000000000000000000000010101001011100111100100000000000
101000000000000000000111101001111101001111010010000000
000000000000000000000110101101111110001111110001000000
110000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000001101111010100000000
000000000000000000000011101011001111011111100000000000
000000010000000000000110010101101100111111010100000000
000000010000001111000111100000111011111111010000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000001111011000010000000000000
000000010000000000000000001001111011000011000000000000
110000010000101000000000010000000000000000000000000000
000000010000001001000010000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000001001000110000000
000000011010000000000000000001001101000110000000100000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000111000011100000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000000001100110000111011110101101111100000000
000000000000000000000000001001011011110111100000000000
110000000000000000000111000111001001101101111100000000
110000000000000000000111101101101011110111100000000000
000000000000000000000010000101101000101101111100000000
000000000000000000000000001001101101110111100000000000
000000010000000000000110000101001001101101111100000000
000000010000000000000000001101101100110111100000000000
000000010000001000000110100101101001101101111100000000
000000010000000001000000001001101000110111100000000000
000000010000000001100110110111101001101101111100000000
000000010000000000000010001101101011110111100000000000
110000010000000000000110110101101001101101111100000000
000000010000000000000010001001101001110111100000000000

.logic_tile 2 27
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
110000000000000000000000001001011101000000000000000000
110000000000000000000000000011011000000000100010000000
000000000000001101100000000001101100111011110000000000
000000000000000101000000000000111101111011110000000000
000000010000000000000010010001011011000010000000000000
000000010000000000000010001001101010000000000000000000
000000010000001000000110000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001001100000111111110100000000
000000010000000000000000001011100000101001010000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000110000000
000000010000001001000000000000000000000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000101100000000000000000000000000000000000
010000010000000000100000000000000000000000000000000000

.logic_tile 4 27
000001000000001000000000010011000001000000001000000000
000010100000001011000011010000101010000000000000010000
000000000000000011100111010001100001000000001000000000
000000000000000111100011010000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000011100111000001100001000000001000000000
000000000000000000100100000000001001000000000000000000
000000010000000000000110100001100001000000001000000000
000000010000000000000100000000001011000000000000000000
000000010000001000000000000011100001000000001000000000
000000010000001101000000000000001000000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 5 27
000000000000001000000000001111011111100010000000000001
000000000000001111000000000111111010000100010000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000001000000100100000000
110000000000000000000000000000001010000000000000000000
000001000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000010101000000000000000000100000000
000000010010000000000100001111000000000010000000000000
000000010000001000000000010011101110101001010000000000
000000010000000001000010000001101101010110110001000000
110000010000000001100000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000010000000000000000001000000000
000000000000000111000010000000001000000000000000001000
101000000000000000000010100111000001000000001000000000
000000000000000000000000000000101011000000000000000000
110000000000001000000000000011101000001100111000000000
010000000000001011000010100000101111110011000000000000
000000100000000000000000000111001001001100111000000000
000000000000000101000010100000101001110011000000000000
000000010000000000000000010101101000001100110000000000
000000010000000000000010111111000000110011000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001000110100010100000000
000000010000000000000000000101011011111000100000000000

.logic_tile 8 27
000000000000000000000000001000000000000000000100000000
000000000000000000000010000111000000000010000000100000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001111000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000101000000000000000000000000000000000000
000000010000000000100010110000000000000000000000000000

.logic_tile 9 27
000000000000000011100110010000000000000000100100000000
000000000000000000100111010000001001000000000000000000
101000000000001000000110000000011000000100000100000000
000000000000001001000000000000000000000000000000000000
110000000000001101000110000001101100001000000000000000
110000000000000001000000001011101010000110100000000000
000000000000000101000000000101101110101100010000000000
000000000000000000000010100000001101101100010000000000
000000010000000101000010100001000000000000000100000000
000000010000000000000010100000100000000001000000000000
000000010000001000000000000000000000111001110000000000
000000010000000001000000000001001111110110110000000100
000000010000000001100110110101101100000110000000000000
000000010000000000000010111101101101001010000000000000
110000010000000000000000000000011100110100010000000000
000000010000000000000000001011001010111000100000000000

.logic_tile 10 27
000000000000000000000010110000000001100000010000000000
000000000000000000000110100111001011010000100000000000
101000000000000000000000011000001110000010000000000000
000000000000000000000010101111001111000001000000000000
000000000000000101000011100111111111111001010100000000
000000000000000001100010111101011110101001010000000000
000000000000000000000111000101000001101001010000000000
000000000000000000000100000101101100111001110000000000
000000010000000000000000000000001111000100000000000000
000000010000000000000000001101011011001000000000000000
000000010000000101000000000101101010100000000000000000
000000010000000000000000001101101001000000000000000000
000000010000001101000000011111011110001101000100000000
000000010000000001000010000111011011001001000000000000
000000010000001001100000011001011000000000000000000000
000000010000000001000010001111110000000010100000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000101000000000000011110000110100000000000
000000000000000000100000000101011011001001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001111010011110000000100
000000010000000000000000001101011000100011110000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000010001101100000111001110100000000
000000010000000000000000001001001011111111111000100000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000010111001000101101111100000000
000000000000000000000011111001001100110111100000010000
101000000000001000000000000101001000101101111100000000
000000000000001111000000001101001110110111100000000000
010000000000000001100110010111001000101101111100000000
110000000000000000000111111001001101110111100000000000
000000000000000000000000000001101000101101111100000000
000000000000000000000000001101001101110111100000000000
000000000000001000000110010111001001101101111100000000
000000000000000001000010001001001100110111100000000000
000000000000001001100000000001101001101101111100000000
000000000000000001000000001101001100110111100000000000
000000000000000000000000000111101001101101111100000000
000000000000000001000000001001101000110111100000000000
110000000000000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000

.logic_tile 2 28
000000000000000001100110110000000001000000001000000000
000000000000000000000011110000001011000000000000001000
101000000000001000000110011111011010101101111100000000
000000000000000101000010100101011000110111100000000000
010000000000001101100010110011001000101101111100000000
110000000000000101010010101001001101110111100000000000
000000000000001101100110101111001000101101110100000000
000000000000001111000000000101001101110111100000000000
000000000000000011000110011000011001100000000000000000
000000000000000000000010001011011110010000000000000000
000000000000000000000000010001111010000010000000000000
000000000000000000000010001001001011000000000000000000
000000000000000011000000000111101011000010000000000000
000000000000000000000000000101101111000000000000000000
110000000000000001100110010011011000000010000000000000
000000000000000000000110011011111000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000010110100000000001
000000000000000000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000101010000000000000010000
101000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000011100000000000001000111100001000100000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000110110000000000000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000100000
110001000000000000000000010000000001000000100100000000
000000000000000000000010000000001111000000000010000010

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011000000100000010000000000
000000000000000000000000000000101010100000010010000000
000000000000000000000000000101100000000000000100100000
000000000000000101000000000000100000000001000010100000
000000000000000001000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000001100000010000000000
000000000000000000000000000011001011010000100010100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000101101110111111100000000000
110010000110000000000000000000111100111111100001000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000001100000100000100000000
000000000000000000000011100000000000000000000000000000
101000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000000000000110010011000000000000000100000000
110000000000000000000010000000000000000001000000000000
000000000000000000000000000001011000111101010000000000
000000000000000000000000000000110000111101010000000000
000001000000001101100000000000000001001001000100000000
000010000000000001000011111011001111000110000000000000
000000000000000000000000001111100001010000100100000000
000000000000000000000000001001101111110000110000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000011100000010000000000000000000000
110000000000001000000110010000001101111101110000000000
000000000000000001000011011101001110111110110001000000

.logic_tile 8 28
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
101000000000001000000010100000000000000000000000000000
000000001110000111000110110000000000000000000000000000
000000000000000101000000001101111001000000000000000000
000000000000000000100010110101011001000000100000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000001101001000000000010000000000
000000000000000000000000001111111010000000000000000000
000000000100001000000000000011101000101000000010000000
000000000000000001000000000000010000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000111100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001101000001111001110010000000
000000000000000000000000000111001000111111110001000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000

.logic_tile 10 28
000000000000110000000000000000000000000000001000000000
000000000001110000000011110000001011000000000000001000
101000000000000000000000001000001010001000011100000000
000000000000000111000000001101011100000100100000000000
010000000000000000000110000101101000001000010100000000
010000000000000000000000000000101101001000010000000000
000000000000000000000000001000001010000001010100000000
000000000000000000000010101101010000000010100000100000
000000000000000001100000011101101111111001110000000000
000000000000000000000010000001111110111110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000110000001100000000011001000000010100100000000
000000000000000000000000000000110000000010100000000000
000000000000000001100010100001111011010110110000000000
000000000000000000000000000101001111010001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101000001011111100100000000
000000000000000000000000000001101010010110100000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
101000000000001000000000010000011010001100111100000000
000000000000000001000010000000011100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000010100000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000001011000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000001100000001000001000001100110100000000
010000000000000000000000001011000000110011000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000101111000111101010000000000
000000000000100000000000000000000000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000

.io_tile 5 31
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000011000000000
000000000000000001
000010000000011110
000000110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
010000110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 6 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 11 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 1337 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 1340 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 1342 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 1437 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 1438 u_accel.late_count[2]
.sym 1439 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 1441 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 1443 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 1545 u_accel.late_count[2]
.sym 1550 u_accel.late_count[4]
.sym 1650 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 1754 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 1755 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 1756 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 1757 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 1758 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 1759 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 1760 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 1853 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 1858 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 1859 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 1965 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 1966 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 1967 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 1968 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 1969 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 1970 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 1971 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 1972 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 2190 u_accel.early_count[6]
.sym 2191 u_accel.early_count[10]
.sym 2192 u_accel.late_count[0]
.sym 2193 u_accel.early_count[3]
.sym 2194 u_accel.early_count[0]
.sym 2195 u_accel.early_count[2]
.sym 2196 u_accel.early_count[1]
.sym 2197 u_accel.early_count[4]
.sym 2263 u_accel.window_complete
.sym 2283 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 2288 u_accel.late_count[2]
.sym 2297 u_accel.early_count[10]
.sym 2398 u_accel.u_motion_computer.sum_count[2]
.sym 2399 u_accel.u_motion_computer.sum_count[3]
.sym 2400 u_accel.u_motion_computer.sum_count[4]
.sym 2401 u_accel.u_motion_computer.sum_count[5]
.sym 2402 u_accel.u_motion_computer.sum_count[6]
.sym 2403 u_accel.u_motion_computer.sum_count[7]
.sym 2604 u_accel.u_motion_computer.sum_count[8]
.sym 2605 u_accel.u_motion_computer.sum_count[9]
.sym 2606 u_accel.u_motion_computer.sum_count[10]
.sym 2607 u_accel.u_motion_computer.sum_count[11]
.sym 2702 u_accel.u_motion_computer.sum_count[3]
.sym 2703 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 2704 u_accel.u_motion_computer.sum_count[4]
.sym 2705 u_accel.late_count[9]
.sym 2707 u_accel.early_count[8]
.sym 2709 u_accel.early_count[11]
.sym 2817 u_accel.total_events[11]
.sym 2818 u_accel.total_events[4]
.sym 2819 u_accel.total_events[3]
.sym 2820 u_accel.total_events[10]
.sym 2911 u_accel.early_count[9]
.sym 3027 u_accel.late_count[9]
.sym 3028 u_accel.early_count[8]
.sym 3029 u_accel.early_count[11]
.sym 3032 u_accel.early_count[9]
.sym 3137 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 3139 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 3141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 3351 heartbeat_cnt[0]
.sym 3353 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3456 u_accel.delta_x[3]
.sym 3457 u_accel.delta_x[5]
.sym 3459 u_accel.delta_x[2]
.sym 3460 u_accel.delta_x[4]
.sym 3461 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3463 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 3665 heartbeat_cnt[1]
.sym 3666 heartbeat_cnt[2]
.sym 3667 heartbeat_cnt[3]
.sym 3668 heartbeat_cnt[4]
.sym 3669 heartbeat_cnt[5]
.sym 3670 heartbeat_cnt[6]
.sym 3671 heartbeat_cnt[7]
.sym 3721 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3873 heartbeat_cnt[8]
.sym 3874 heartbeat_cnt[9]
.sym 3875 heartbeat_cnt[10]
.sym 3876 heartbeat_cnt[11]
.sym 3877 heartbeat_cnt[12]
.sym 3878 heartbeat_cnt[13]
.sym 3879 heartbeat_cnt[14]
.sym 3880 heartbeat_cnt[15]
.sym 3922 u_accel.abs_delta_x[13]
.sym 3975 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 4085 heartbeat_cnt[16]
.sym 4086 heartbeat_cnt[17]
.sym 4087 heartbeat_cnt[18]
.sym 4088 heartbeat_cnt[19]
.sym 4089 heartbeat_cnt[20]
.sym 4090 heartbeat_cnt[21]
.sym 4091 heartbeat_cnt[22]
.sym 4158 u_accel.abs_delta_x[7]
.sym 4203 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 4205 heartbeat_cnt[0]
.sym 4312 u_accel.delta_x[16]
.sym 4313 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 4314 u_accel.delta_x[15]
.sym 4315 u_accel.delta_x[12]
.sym 4316 u_accel.delta_x[6]
.sym 4317 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 4318 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 4319 u_accel.delta_x[14]
.sym 4384 heartbeat_cnt[22]
.sym 4541 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 4543 heartbeat_cnt[0]
.sym 4609 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 4617 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4645 u_accel.delta_x[11]
.sym 4648 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 4649 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4652 gesture_valid
.sym 4653 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 4658 gesture_valid
.sym 4767 gesture_led_cnt[15]
.sym 4768 gesture_led_cnt[16]
.sym 4769 gesture_led_cnt[17]
.sym 4770 gesture_led_cnt[18]
.sym 4771 gesture_led_cnt[19]
.sym 4772 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 4773 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 4884 led_gesture_valid_SB_LUT4_I3_O
.sym 4992 gesture_led_cnt[1]
.sym 4993 gesture_led_cnt[2]
.sym 4994 gesture_led_cnt[3]
.sym 4995 gesture_led_cnt[4]
.sym 4996 gesture_led_cnt[5]
.sym 4997 gesture_led_cnt[6]
.sym 4998 gesture_led_cnt[7]
.sym 5053 $PACKER_VCC_NET
.sym 5054 led_gesture_valid_SB_LUT4_I3_O
.sym 5089 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 5092 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 5197 gesture_led_cnt[8]
.sym 5198 gesture_led_cnt[9]
.sym 5199 gesture_led_cnt[10]
.sym 5200 gesture_led_cnt[11]
.sym 5201 gesture_led_cnt[12]
.sym 5202 gesture_led_cnt[13]
.sym 5203 gesture_led_cnt[14]
.sym 5204 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 5246 u_accel.abs_delta_y[13]
.sym 5248 $PACKER_VCC_NET
.sym 5288 $PACKER_VCC_NET
.sym 5291 u_accel.abs_delta_y[9]
.sym 5302 gesture_led_cnt[15]
.sym 5303 event_valid
.sym 5406 led_gesture_valid$SB_IO_OUT
.sym 5407 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 5410 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 5411 led_gesture_valid_SB_LUT4_O_I2[2]
.sym 5423 led_gesture_valid_SB_LUT4_I3_O
.sym 5427 $PACKER_VCC_NET
.sym 5466 led_gesture_valid_SB_LUT4_I3_O
.sym 5507 $PACKER_VCC_NET
.sym 5615 activity_led_cnt[1]
.sym 5616 activity_led_cnt[2]
.sym 5617 activity_led_cnt[3]
.sym 5618 activity_led_cnt[4]
.sym 5619 activity_led_cnt[5]
.sym 5620 activity_led_cnt[6]
.sym 5621 activity_led_cnt[7]
.sym 5663 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 5826 activity_led_cnt[8]
.sym 5827 activity_led_cnt[9]
.sym 5828 activity_led_cnt[10]
.sym 5829 activity_led_cnt[11]
.sym 5830 activity_led_cnt[12]
.sym 5831 activity_led_cnt[13]
.sym 5832 activity_led_cnt[14]
.sym 5833 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 6161 event_valid
.sym 6163 $PACKER_VCC_NET
.sym 6694 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 6836 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 7019 u_accel.late_count[4]
.sym 7481 u_accel.window_complete
.sym 7596 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 7620 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 7629 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 7646 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7653 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 7656 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 7657 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 7659 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 7661 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 7665 u_accel.window_complete
.sym 7676 u_accel.window_complete
.sym 7677 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7678 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 7694 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 7696 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 7697 u_accel.window_complete
.sym 7707 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 7708 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 7709 u_accel.window_complete
.sym 7716 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7718 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 7745 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 7746 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 7747 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 7748 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 7749 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 7750 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 7759 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7762 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 7772 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 7795 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 7810 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 7812 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 7825 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 7856 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 7863 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 7864 clk$SB_IO_IN_$glb_clk
.sym 7865 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 7890 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 7891 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 7892 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 7893 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 7896 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 7906 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 7914 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 7920 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 7923 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 7924 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 7925 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 7933 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7935 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 7937 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 7940 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 7943 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 7944 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 7949 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 7954 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 7963 $nextpnr_ICESTORM_LC_22$O
.sym 7966 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7969 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7971 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 7973 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 7975 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7977 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 7979 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7981 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7983 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 7985 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7987 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7990 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 7991 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7993 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7995 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 7997 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7999 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8002 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8003 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8005 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8008 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8009 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8037 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 8039 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8040 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 8044 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8057 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8061 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8062 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8063 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8069 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 8071 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8073 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8080 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8081 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8084 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 8087 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8088 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8090 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8092 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8096 u_accel.window_complete
.sym 8097 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8098 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8104 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 8106 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8107 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8109 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8110 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8113 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8114 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8116 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8119 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8120 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8122 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8125 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8126 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8129 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8130 u_accel.window_complete
.sym 8131 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8132 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8135 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8137 u_accel.window_complete
.sym 8138 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8141 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8142 u_accel.window_complete
.sym 8144 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8147 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 8148 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8149 u_accel.window_complete
.sym 8154 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8155 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 8156 u_accel.window_complete
.sym 8157 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 8158 clk$SB_IO_IN_$glb_clk
.sym 8159 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8184 u_accel.late_count[6]
.sym 8186 u_accel.late_count[5]
.sym 8189 u_accel.late_count[11]
.sym 8199 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 8205 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 8208 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8209 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8210 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8211 u_accel.late_count[11]
.sym 8212 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 8215 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8216 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8230 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8233 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8236 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8237 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 8238 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 8239 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8240 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8245 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8249 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8259 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8265 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8270 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 8277 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8283 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8288 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 8295 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8302 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8304 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8305 clk$SB_IO_IN_$glb_clk
.sym 8306 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8331 u_accel.late_count[1]
.sym 8332 u_accel.late_count[7]
.sym 8333 u_accel.late_sum_x[0]
.sym 8334 u_accel.late_count[8]
.sym 8335 u_accel.late_count[10]
.sym 8336 u_accel.early_count[7]
.sym 8337 u_accel.late_count[3]
.sym 8338 u_accel.early_count[5]
.sym 8372 u_accel.late_count[6]
.sym 8374 u_accel.late_count[0]
.sym 8377 u_accel.early_count[2]
.sym 8378 u_accel.late_count[2]
.sym 8380 u_accel.early_count[6]
.sym 8382 u_accel.late_count[5]
.sym 8383 u_accel.early_count[3]
.sym 8384 u_accel.early_count[0]
.sym 8386 u_accel.early_count[1]
.sym 8387 u_accel.early_count[4]
.sym 8388 u_accel.late_count[1]
.sym 8393 u_accel.early_count[7]
.sym 8397 u_accel.late_count[7]
.sym 8400 u_accel.late_count[4]
.sym 8402 u_accel.late_count[3]
.sym 8403 u_accel.early_count[5]
.sym 8404 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8406 u_accel.early_count[0]
.sym 8407 u_accel.late_count[0]
.sym 8410 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 8412 u_accel.late_count[1]
.sym 8413 u_accel.early_count[1]
.sym 8416 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 8418 u_accel.early_count[2]
.sym 8419 u_accel.late_count[2]
.sym 8420 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 8422 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 8424 u_accel.early_count[3]
.sym 8425 u_accel.late_count[3]
.sym 8426 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 8428 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8430 u_accel.late_count[4]
.sym 8431 u_accel.early_count[4]
.sym 8432 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 8434 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 8436 u_accel.early_count[5]
.sym 8437 u_accel.late_count[5]
.sym 8438 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8440 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 8442 u_accel.early_count[6]
.sym 8443 u_accel.late_count[6]
.sym 8444 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 8446 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8448 u_accel.late_count[7]
.sym 8449 u_accel.early_count[7]
.sym 8450 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 8451 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 8452 clk$SB_IO_IN_$glb_clk
.sym 8453 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8478 u_accel.total_events[6]
.sym 8480 u_accel.total_events[9]
.sym 8481 u_accel.total_events[7]
.sym 8482 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 8483 u_accel.total_events[8]
.sym 8484 u_accel.total_events[2]
.sym 8485 u_accel.total_events[5]
.sym 8493 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8502 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8511 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8514 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8521 u_accel.early_count[10]
.sym 8522 u_accel.late_count[8]
.sym 8529 u_accel.late_count[11]
.sym 8531 u_accel.late_count[10]
.sym 8535 u_accel.early_count[11]
.sym 8539 u_accel.late_count[9]
.sym 8541 u_accel.early_count[8]
.sym 8549 u_accel.early_count[9]
.sym 8551 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8553 u_accel.late_count[8]
.sym 8554 u_accel.early_count[8]
.sym 8555 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8557 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 8559 u_accel.late_count[9]
.sym 8560 u_accel.early_count[9]
.sym 8561 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8563 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8565 u_accel.late_count[10]
.sym 8566 u_accel.early_count[10]
.sym 8567 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 8570 u_accel.late_count[11]
.sym 8571 u_accel.early_count[11]
.sym 8573 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8598 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 8599 clk$SB_IO_IN_$glb_clk
.sym 8600 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8637 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8641 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 8643 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 8646 u_accel.early_sum_x[11]
.sym 8654 u_accel.window_complete
.sym 8655 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8657 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 8669 u_accel.u_motion_computer.sum_count[11]
.sym 8672 u_accel.u_motion_computer.sum_count[3]
.sym 8674 u_accel.u_motion_computer.sum_count[4]
.sym 8676 u_accel.u_motion_computer.sum_count[10]
.sym 8726 u_accel.u_motion_computer.sum_count[11]
.sym 8729 u_accel.u_motion_computer.sum_count[4]
.sym 8735 u_accel.u_motion_computer.sum_count[3]
.sym 8741 u_accel.u_motion_computer.sum_count[10]
.sym 8745 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8747 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8774 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 8775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8776 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8778 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8779 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8784 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8793 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8796 u_accel.u_motion_computer.diff_x[1]
.sym 8798 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8803 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8806 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8815 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8822 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8824 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8833 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8844 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8858 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8865 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8872 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8889 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8892 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8894 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8921 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 8922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 8923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 8924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 8925 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 8926 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8949 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9066 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 9067 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9068 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 9069 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9070 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9071 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 9072 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9073 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9090 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 9092 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 9094 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9096 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9097 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9098 u_accel.abs_delta_x[2]
.sym 9100 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 9101 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9107 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9108 u_accel.delta_x[5]
.sym 9109 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 9118 u_accel.delta_x[2]
.sym 9123 u_accel.delta_x[3]
.sym 9124 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9126 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 9127 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9135 u_accel.delta_x[4]
.sym 9141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 9147 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 9158 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9164 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9171 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9182 u_accel.delta_x[4]
.sym 9183 u_accel.delta_x[2]
.sym 9184 u_accel.delta_x[5]
.sym 9185 u_accel.delta_x[3]
.sym 9186 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9213 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 9214 u_accel.abs_delta_x[17]
.sym 9215 u_accel.abs_delta_x[2]
.sym 9217 u_accel.abs_delta_x[14]
.sym 9218 u_accel.abs_delta_x[4]
.sym 9219 u_accel.abs_delta_x[5]
.sym 9220 u_accel.abs_delta_x[3]
.sym 9241 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9242 u_accel.abs_delta_x[5]
.sym 9244 u_accel.abs_delta_x[3]
.sym 9247 u_accel.abs_delta_x[8]
.sym 9248 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9258 heartbeat_cnt[0]
.sym 9261 heartbeat_cnt[7]
.sym 9262 heartbeat_cnt[0]
.sym 9263 heartbeat_cnt[1]
.sym 9264 heartbeat_cnt[2]
.sym 9266 heartbeat_cnt[4]
.sym 9275 heartbeat_cnt[5]
.sym 9276 heartbeat_cnt[6]
.sym 9281 heartbeat_cnt[3]
.sym 9286 $nextpnr_ICESTORM_LC_31$O
.sym 9288 heartbeat_cnt[0]
.sym 9292 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 9294 heartbeat_cnt[1]
.sym 9296 heartbeat_cnt[0]
.sym 9298 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 9300 heartbeat_cnt[2]
.sym 9302 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 9304 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 9306 heartbeat_cnt[3]
.sym 9308 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 9310 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 9312 heartbeat_cnt[4]
.sym 9314 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 9316 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 9319 heartbeat_cnt[5]
.sym 9320 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 9322 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 9325 heartbeat_cnt[6]
.sym 9326 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 9328 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9331 heartbeat_cnt[7]
.sym 9332 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9360 u_accel.abs_delta_x[6]
.sym 9361 u_accel.abs_delta_x[15]
.sym 9362 u_accel.delta_x[9]
.sym 9363 u_accel.abs_delta_x[8]
.sym 9364 u_accel.abs_delta_x[9]
.sym 9365 u_accel.abs_delta_x[7]
.sym 9366 u_accel.abs_delta_x[16]
.sym 9367 u_accel.abs_delta_x[12]
.sym 9382 heartbeat_cnt[0]
.sym 9384 $PACKER_VCC_NET
.sym 9385 u_accel.abs_delta_x[9]
.sym 9388 u_accel.abs_delta_x[14]
.sym 9395 u_accel.abs_delta_x[15]
.sym 9396 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9405 heartbeat_cnt[12]
.sym 9406 heartbeat_cnt[13]
.sym 9412 heartbeat_cnt[11]
.sym 9416 heartbeat_cnt[15]
.sym 9418 heartbeat_cnt[9]
.sym 9419 heartbeat_cnt[10]
.sym 9425 heartbeat_cnt[8]
.sym 9431 heartbeat_cnt[14]
.sym 9433 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 9435 heartbeat_cnt[8]
.sym 9437 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9439 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 9442 heartbeat_cnt[9]
.sym 9443 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 9445 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 9448 heartbeat_cnt[10]
.sym 9449 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 9451 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 9453 heartbeat_cnt[11]
.sym 9455 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 9457 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 9460 heartbeat_cnt[12]
.sym 9461 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 9463 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 9466 heartbeat_cnt[13]
.sym 9467 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 9469 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 9471 heartbeat_cnt[14]
.sym 9473 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 9475 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 9477 heartbeat_cnt[15]
.sym 9479 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9531 u_accel.delta_x[9]
.sym 9533 u_accel.abs_delta_x[8]
.sym 9536 u_accel.abs_delta_x[2]
.sym 9537 u_accel.abs_delta_x[7]
.sym 9539 u_accel.abs_delta_x[16]
.sym 9540 u_accel.abs_delta_x[17]
.sym 9542 u_accel.abs_delta_x[0]
.sym 9543 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 9556 heartbeat_cnt[16]
.sym 9561 heartbeat_cnt[21]
.sym 9565 heartbeat_cnt[17]
.sym 9567 heartbeat_cnt[19]
.sym 9570 heartbeat_cnt[22]
.sym 9574 heartbeat_cnt[18]
.sym 9576 heartbeat_cnt[20]
.sym 9580 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 9582 heartbeat_cnt[16]
.sym 9584 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 9586 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 9589 heartbeat_cnt[17]
.sym 9590 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 9592 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 9594 heartbeat_cnt[18]
.sym 9596 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 9598 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 9601 heartbeat_cnt[19]
.sym 9602 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 9604 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 9606 heartbeat_cnt[20]
.sym 9608 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 9610 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 9612 heartbeat_cnt[21]
.sym 9614 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 9619 heartbeat_cnt[22]
.sym 9620 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9670 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9679 u_accel.abs_delta_x[2]
.sym 9695 u_accel.delta_x[16]
.sym 9698 u_accel.delta_x[12]
.sym 9699 u_accel.delta_x[6]
.sym 9702 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 9703 u_accel.delta_x[11]
.sym 9704 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 9706 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9707 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9708 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9710 u_accel.delta_x[14]
.sym 9715 u_accel.delta_x[9]
.sym 9721 u_accel.delta_x[15]
.sym 9722 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9725 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 9726 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9729 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9734 u_accel.delta_x[11]
.sym 9735 u_accel.delta_x[6]
.sym 9736 u_accel.delta_x[12]
.sym 9737 u_accel.delta_x[9]
.sym 9742 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9749 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 9758 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 9759 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 9761 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9764 u_accel.delta_x[16]
.sym 9765 u_accel.delta_x[15]
.sym 9766 u_accel.delta_x[14]
.sym 9771 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9774 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9803 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 9804 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9805 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9806 u_accel.abs_delta_x[0]
.sym 9808 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 9830 u_accel.abs_delta_x[5]
.sym 9831 u_accel.abs_delta_x[8]
.sym 9832 u_accel.abs_delta_x[3]
.sym 9835 u_accel.abs_delta_x[11]
.sym 9844 gesture_led_cnt[16]
.sym 9845 gesture_led_cnt[17]
.sym 9846 gesture_led_cnt[18]
.sym 9847 gesture_led_cnt[19]
.sym 9870 heartbeat_cnt[0]
.sym 9887 gesture_led_cnt[16]
.sym 9888 gesture_led_cnt[17]
.sym 9889 gesture_led_cnt[18]
.sym 9890 gesture_led_cnt[19]
.sym 9902 heartbeat_cnt[0]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9948 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9949 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9950 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9951 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9952 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9953 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9954 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9955 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9961 u_accel.abs_delta_y[2]
.sym 9966 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 9972 u_accel.abs_delta_x[15]
.sym 9974 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9976 u_accel.abs_delta_x[14]
.sym 9981 u_accel.abs_delta_x[9]
.sym 9983 gesture_led_cnt[0]
.sym 9990 gesture_led_cnt[0]
.sym 9991 gesture_led_cnt[2]
.sym 9993 gesture_valid
.sym 9994 gesture_led_cnt[5]
.sym 9995 gesture_led_cnt[6]
.sym 9998 gesture_led_cnt[1]
.sym 9999 gesture_led_cnt[16]
.sym 10000 gesture_led_cnt[17]
.sym 10001 gesture_led_cnt[4]
.sym 10003 gesture_valid
.sym 10004 gesture_led_cnt[7]
.sym 10005 $PACKER_VCC_NET
.sym 10009 gesture_led_cnt[18]
.sym 10010 gesture_led_cnt[19]
.sym 10011 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10012 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 10013 $PACKER_VCC_NET
.sym 10014 gesture_led_cnt[15]
.sym 10016 led_gesture_valid_SB_LUT4_I3_O
.sym 10021 $nextpnr_ICESTORM_LC_34$O
.sym 10024 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10027 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10028 gesture_valid
.sym 10029 gesture_led_cnt[15]
.sym 10030 $PACKER_VCC_NET
.sym 10031 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10033 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10034 gesture_valid
.sym 10035 gesture_led_cnt[16]
.sym 10036 $PACKER_VCC_NET
.sym 10037 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10039 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10040 gesture_valid
.sym 10041 gesture_led_cnt[17]
.sym 10042 $PACKER_VCC_NET
.sym 10043 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10045 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10046 gesture_valid
.sym 10047 $PACKER_VCC_NET
.sym 10048 gesture_led_cnt[18]
.sym 10049 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10052 gesture_led_cnt[19]
.sym 10053 $PACKER_VCC_NET
.sym 10054 gesture_valid
.sym 10055 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10058 gesture_led_cnt[1]
.sym 10059 gesture_led_cnt[0]
.sym 10060 gesture_led_cnt[2]
.sym 10061 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 10064 gesture_led_cnt[5]
.sym 10065 gesture_led_cnt[6]
.sym 10066 gesture_led_cnt[4]
.sym 10067 gesture_led_cnt[7]
.sym 10068 led_gesture_valid_SB_LUT4_I3_O
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10097 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10098 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10100 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10101 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10102 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10109 u_accel.abs_delta_y[3]
.sym 10110 event_valid
.sym 10111 gesture_led_cnt[15]
.sym 10112 u_accel.abs_delta_y[0]
.sym 10114 u_accel.abs_delta_y[6]
.sym 10116 u_accel.abs_delta_y[4]
.sym 10117 u_accel.abs_delta_y[2]
.sym 10120 u_accel.abs_delta_y[5]
.sym 10123 u_accel.abs_delta_x[16]
.sym 10124 u_accel.abs_delta_y[17]
.sym 10125 u_accel.abs_delta_x[7]
.sym 10126 u_accel.abs_delta_x[8]
.sym 10128 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 10130 u_accel.abs_delta_y[8]
.sym 10136 $PACKER_VCC_NET
.sym 10137 gesture_led_cnt[1]
.sym 10138 gesture_valid
.sym 10140 gesture_led_cnt[4]
.sym 10142 $PACKER_VCC_NET
.sym 10143 gesture_led_cnt[7]
.sym 10144 $PACKER_VCC_NET
.sym 10146 gesture_led_cnt[2]
.sym 10147 led_gesture_valid_SB_LUT4_I3_O
.sym 10148 gesture_valid
.sym 10150 $PACKER_VCC_NET
.sym 10157 gesture_led_cnt[5]
.sym 10158 gesture_led_cnt[6]
.sym 10163 gesture_led_cnt[3]
.sym 10165 gesture_led_cnt[0]
.sym 10168 $nextpnr_ICESTORM_LC_32$O
.sym 10171 gesture_led_cnt[0]
.sym 10174 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10175 gesture_valid
.sym 10176 $PACKER_VCC_NET
.sym 10177 gesture_led_cnt[1]
.sym 10178 gesture_led_cnt[0]
.sym 10180 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10181 gesture_valid
.sym 10182 gesture_led_cnt[2]
.sym 10183 $PACKER_VCC_NET
.sym 10184 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10186 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10187 gesture_valid
.sym 10188 gesture_led_cnt[3]
.sym 10189 $PACKER_VCC_NET
.sym 10190 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10192 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10193 gesture_valid
.sym 10194 $PACKER_VCC_NET
.sym 10195 gesture_led_cnt[4]
.sym 10196 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10198 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10199 gesture_valid
.sym 10200 $PACKER_VCC_NET
.sym 10201 gesture_led_cnt[5]
.sym 10202 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10204 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10205 gesture_valid
.sym 10206 $PACKER_VCC_NET
.sym 10207 gesture_led_cnt[6]
.sym 10208 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10210 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10211 gesture_valid
.sym 10212 $PACKER_VCC_NET
.sym 10213 gesture_led_cnt[7]
.sym 10214 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10215 led_gesture_valid_SB_LUT4_I3_O
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10242 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10243 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 10244 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 10245 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 10246 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 10247 gesture_led_cnt[0]
.sym 10248 led_gesture_valid_SB_LUT4_I3_O
.sym 10249 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10256 gesture_valid
.sym 10259 u_accel.abs_delta_y[14]
.sym 10260 gesture_valid
.sym 10262 u_accel.abs_delta_y[15]
.sym 10263 $PACKER_VCC_NET
.sym 10264 u_accel.abs_delta_y[10]
.sym 10267 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10269 gesture_led_cnt[3]
.sym 10272 $PACKER_VCC_NET
.sym 10275 u_accel.abs_delta_y[7]
.sym 10278 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10283 gesture_led_cnt[8]
.sym 10284 gesture_valid
.sym 10285 gesture_led_cnt[10]
.sym 10286 gesture_led_cnt[11]
.sym 10288 $PACKER_VCC_NET
.sym 10292 gesture_valid
.sym 10294 led_gesture_valid_SB_LUT4_I3_O
.sym 10296 $PACKER_VCC_NET
.sym 10300 gesture_led_cnt[9]
.sym 10304 gesture_led_cnt[13]
.sym 10311 gesture_led_cnt[12]
.sym 10313 gesture_led_cnt[14]
.sym 10315 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10316 gesture_valid
.sym 10317 $PACKER_VCC_NET
.sym 10318 gesture_led_cnt[8]
.sym 10319 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10321 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10322 gesture_valid
.sym 10323 $PACKER_VCC_NET
.sym 10324 gesture_led_cnt[9]
.sym 10325 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10327 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10328 gesture_valid
.sym 10329 $PACKER_VCC_NET
.sym 10330 gesture_led_cnt[10]
.sym 10331 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10333 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10334 gesture_valid
.sym 10335 $PACKER_VCC_NET
.sym 10336 gesture_led_cnt[11]
.sym 10337 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10339 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10340 gesture_valid
.sym 10341 gesture_led_cnt[12]
.sym 10342 $PACKER_VCC_NET
.sym 10343 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10345 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10346 gesture_valid
.sym 10347 $PACKER_VCC_NET
.sym 10348 gesture_led_cnt[13]
.sym 10349 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10351 $nextpnr_ICESTORM_LC_33$I3
.sym 10352 gesture_valid
.sym 10353 gesture_led_cnt[14]
.sym 10354 $PACKER_VCC_NET
.sym 10355 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10361 $nextpnr_ICESTORM_LC_33$I3
.sym 10362 led_gesture_valid_SB_LUT4_I3_O
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10389 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 10390 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10395 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 10402 led_gesture_valid_SB_LUT4_I3_O
.sym 10403 u_accel.abs_delta_y[14]
.sym 10405 u_accel.abs_delta_y[16]
.sym 10409 u_accel.class_gesture[0]
.sym 10412 gesture_valid
.sym 10432 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10433 gesture_led_cnt[11]
.sym 10434 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 10435 gesture_led_cnt[15]
.sym 10436 gesture_led_cnt[14]
.sym 10438 gesture_led_cnt[8]
.sym 10439 gesture_led_cnt[9]
.sym 10440 gesture_led_cnt[10]
.sym 10442 gesture_led_cnt[12]
.sym 10443 gesture_led_cnt[13]
.sym 10446 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 10453 gesture_led_cnt[3]
.sym 10459 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 10460 led_gesture_valid_SB_LUT4_O_I2[2]
.sym 10469 gesture_led_cnt[3]
.sym 10470 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 10471 led_gesture_valid_SB_LUT4_O_I2[2]
.sym 10475 gesture_led_cnt[14]
.sym 10476 gesture_led_cnt[15]
.sym 10477 gesture_led_cnt[13]
.sym 10478 gesture_led_cnt[12]
.sym 10493 gesture_led_cnt[10]
.sym 10494 gesture_led_cnt[9]
.sym 10495 gesture_led_cnt[8]
.sym 10496 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10499 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 10501 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 10502 gesture_led_cnt[11]
.sym 10538 led_activity$SB_IO_OUT
.sym 10539 led_activity_SB_LUT4_I3_O
.sym 10540 led_activity_SB_LUT4_O_I2[2]
.sym 10543 activity_led_cnt[0]
.sym 10551 u_accel.abs_delta_y[12]
.sym 10552 led_gesture_valid$SB_IO_OUT
.sym 10554 u_accel.abs_delta_y[6]
.sym 10564 $PACKER_VCC_NET
.sym 10580 event_valid
.sym 10582 activity_led_cnt[5]
.sym 10584 activity_led_cnt[7]
.sym 10587 $PACKER_VCC_NET
.sym 10588 event_valid
.sym 10592 $PACKER_VCC_NET
.sym 10596 activity_led_cnt[3]
.sym 10597 activity_led_cnt[4]
.sym 10600 activity_led_cnt[0]
.sym 10602 activity_led_cnt[1]
.sym 10603 activity_led_cnt[2]
.sym 10604 led_activity_SB_LUT4_I3_O
.sym 10607 activity_led_cnt[6]
.sym 10608 activity_led_cnt[0]
.sym 10609 $nextpnr_ICESTORM_LC_35$O
.sym 10611 activity_led_cnt[0]
.sym 10615 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10616 event_valid
.sym 10617 activity_led_cnt[1]
.sym 10618 $PACKER_VCC_NET
.sym 10619 activity_led_cnt[0]
.sym 10621 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10622 event_valid
.sym 10623 activity_led_cnt[2]
.sym 10624 $PACKER_VCC_NET
.sym 10625 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10627 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10628 event_valid
.sym 10629 $PACKER_VCC_NET
.sym 10630 activity_led_cnt[3]
.sym 10631 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10633 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10634 event_valid
.sym 10635 $PACKER_VCC_NET
.sym 10636 activity_led_cnt[4]
.sym 10637 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10639 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10640 event_valid
.sym 10641 $PACKER_VCC_NET
.sym 10642 activity_led_cnt[5]
.sym 10643 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10645 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10646 event_valid
.sym 10647 activity_led_cnt[6]
.sym 10648 $PACKER_VCC_NET
.sym 10649 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10651 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10652 event_valid
.sym 10653 $PACKER_VCC_NET
.sym 10654 activity_led_cnt[7]
.sym 10655 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10656 led_activity_SB_LUT4_I3_O
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10684 activity_led_cnt[15]
.sym 10685 activity_led_cnt[16]
.sym 10686 activity_led_cnt[17]
.sym 10687 led_activity_SB_LUT4_O_I2[3]
.sym 10688 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 10689 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 10690 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 10699 u_accel.class_pass
.sym 10700 event_valid
.sym 10719 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10726 event_valid
.sym 10728 $PACKER_VCC_NET
.sym 10733 activity_led_cnt[9]
.sym 10734 event_valid
.sym 10735 led_activity_SB_LUT4_I3_O
.sym 10740 activity_led_cnt[8]
.sym 10742 activity_led_cnt[10]
.sym 10743 activity_led_cnt[11]
.sym 10744 activity_led_cnt[12]
.sym 10745 activity_led_cnt[13]
.sym 10748 $PACKER_VCC_NET
.sym 10754 activity_led_cnt[14]
.sym 10756 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10757 event_valid
.sym 10758 $PACKER_VCC_NET
.sym 10759 activity_led_cnt[8]
.sym 10760 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10762 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10763 event_valid
.sym 10764 activity_led_cnt[9]
.sym 10765 $PACKER_VCC_NET
.sym 10766 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10768 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10769 event_valid
.sym 10770 $PACKER_VCC_NET
.sym 10771 activity_led_cnt[10]
.sym 10772 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10774 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10775 event_valid
.sym 10776 $PACKER_VCC_NET
.sym 10777 activity_led_cnt[11]
.sym 10778 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10780 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10781 event_valid
.sym 10782 $PACKER_VCC_NET
.sym 10783 activity_led_cnt[12]
.sym 10784 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10786 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10787 event_valid
.sym 10788 $PACKER_VCC_NET
.sym 10789 activity_led_cnt[13]
.sym 10790 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10792 $nextpnr_ICESTORM_LC_36$I3
.sym 10793 event_valid
.sym 10794 activity_led_cnt[14]
.sym 10795 $PACKER_VCC_NET
.sym 10796 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10802 $nextpnr_ICESTORM_LC_36$I3
.sym 10803 led_activity_SB_LUT4_I3_O
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10851 event_valid
.sym 10853 event_valid
.sym 11649 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12042 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12073 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12085 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12128 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 12129 clk$SB_IO_IN_$glb_clk
.sym 12130 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12134 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12135 u_accel.late_sum_x[7]
.sym 12138 u_accel.early_sum_x[6]
.sym 12155 u_accel.compressed_x[1]
.sym 12156 u_accel.late_sum_x[7]
.sym 12157 u_accel.compressed_x[2]
.sym 12158 u_accel.compressed_x[3]
.sym 12178 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12180 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12190 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12191 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12200 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12201 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12202 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12203 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12204 $nextpnr_ICESTORM_LC_9$O
.sym 12206 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12210 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 12212 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12216 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 12219 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12220 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 12222 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 12225 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12226 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 12228 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 12230 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12232 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 12234 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 12236 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12238 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 12240 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 12242 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12244 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 12246 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12248 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12250 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 12251 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 12252 clk$SB_IO_IN_$glb_clk
.sym 12253 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12254 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12255 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12256 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12257 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12258 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12259 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12260 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12261 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12263 $PACKER_VCC_NET
.sym 12264 $PACKER_VCC_NET
.sym 12274 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12277 u_accel.window_complete
.sym 12286 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12287 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12290 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12296 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12303 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12306 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12317 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12319 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12321 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12327 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12329 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12331 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12333 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12336 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12337 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12339 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12341 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12343 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12347 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12349 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12364 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12365 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12374 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 12375 clk$SB_IO_IN_$glb_clk
.sym 12376 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12377 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12378 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12379 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12380 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12381 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12382 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12383 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12384 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12389 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12391 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12396 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12405 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12407 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12410 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12418 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 12420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 12422 u_accel.window_complete
.sym 12423 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12426 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12428 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12432 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12439 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 12449 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 12451 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 12453 u_accel.window_complete
.sym 12454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12464 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12465 u_accel.window_complete
.sym 12466 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 12469 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12470 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 12472 u_accel.window_complete
.sym 12493 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12494 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 12496 u_accel.window_complete
.sym 12497 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12499 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12500 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12501 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 12512 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 12518 u_accel.window_complete
.sym 12520 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 12522 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 12524 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 12526 u_accel.late_sum_x[3]
.sym 12527 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12530 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 12535 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 12547 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12556 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12557 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12568 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12574 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12588 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12605 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12620 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12622 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12623 u_accel.late_sum_x[13]
.sym 12624 u_accel.late_sum_x[4]
.sym 12625 u_accel.late_sum_x[5]
.sym 12626 u_accel.late_sum_x[9]
.sym 12627 u_accel.late_sum_x[2]
.sym 12628 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 12629 u_accel.late_sum_x[11]
.sym 12630 u_accel.early_sum_x[10]
.sym 12633 u_accel.abs_delta_x[4]
.sym 12649 u_accel.late_sum_x[7]
.sym 12651 u_accel.u_motion_computer.diff_x[0]
.sym 12652 u_accel.late_sum_x[11]
.sym 12654 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 12655 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12656 u_accel.late_sum_x[13]
.sym 12657 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12658 $PACKER_VCC_NET
.sym 12664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12672 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12673 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12675 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12676 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 12677 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12680 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12694 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12695 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 12697 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12705 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12716 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12723 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12730 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 12734 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12739 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 12743 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12745 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12746 u_accel.u_motion_computer.diff_x[0]
.sym 12747 u_accel.u_motion_computer.diff_x[1]
.sym 12748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12749 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12750 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12757 u_accel.abs_delta_x[5]
.sym 12764 u_accel.window_complete
.sym 12771 $PACKER_VCC_NET
.sym 12772 u_accel.late_sum_x[9]
.sym 12773 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12776 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 12777 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12778 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12779 $PACKER_VCC_NET
.sym 12787 u_accel.u_motion_computer.sum_count[8]
.sym 12788 u_accel.u_motion_computer.sum_count[9]
.sym 12789 u_accel.early_sum_x[11]
.sym 12805 u_accel.u_motion_computer.sum_count[2]
.sym 12809 u_accel.u_motion_computer.sum_count[6]
.sym 12816 u_accel.u_motion_computer.sum_count[5]
.sym 12818 u_accel.u_motion_computer.sum_count[7]
.sym 12820 u_accel.u_motion_computer.sum_count[6]
.sym 12833 u_accel.u_motion_computer.sum_count[9]
.sym 12841 u_accel.u_motion_computer.sum_count[7]
.sym 12844 u_accel.early_sum_x[11]
.sym 12851 u_accel.u_motion_computer.sum_count[8]
.sym 12858 u_accel.u_motion_computer.sum_count[2]
.sym 12865 u_accel.u_motion_computer.sum_count[5]
.sym 12866 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12868 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12869 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12870 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12874 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12884 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12886 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12889 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12890 u_accel.u_motion_computer.diff_x[1]
.sym 12892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12893 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12894 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12895 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12897 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12899 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12902 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12903 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12915 u_accel.total_events[4]
.sym 12916 u_accel.total_events[2]
.sym 12917 u_accel.total_events[5]
.sym 12918 u_accel.total_events[6]
.sym 12920 u_accel.total_events[9]
.sym 12921 u_accel.total_events[7]
.sym 12923 u_accel.total_events[8]
.sym 12924 u_accel.total_events[3]
.sym 12928 $PACKER_VCC_NET
.sym 12931 $PACKER_VCC_NET
.sym 12939 $PACKER_VCC_NET
.sym 12942 $nextpnr_ICESTORM_LC_10$O
.sym 12945 u_accel.total_events[2]
.sym 12948 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12950 $PACKER_VCC_NET
.sym 12951 u_accel.total_events[3]
.sym 12954 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12956 u_accel.total_events[4]
.sym 12960 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12962 $PACKER_VCC_NET
.sym 12963 u_accel.total_events[5]
.sym 12966 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12968 u_accel.total_events[6]
.sym 12969 $PACKER_VCC_NET
.sym 12972 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12974 u_accel.total_events[7]
.sym 12975 $PACKER_VCC_NET
.sym 12978 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12980 $PACKER_VCC_NET
.sym 12981 u_accel.total_events[8]
.sym 12984 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12986 $PACKER_VCC_NET
.sym 12987 u_accel.total_events[9]
.sym 12992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12993 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12994 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12997 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 12998 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 12999 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 13002 u_accel.abs_delta_x[12]
.sym 13005 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13017 u_accel.u_motion_computer.diff_x[0]
.sym 13018 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13020 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13024 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13028 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13034 u_accel.window_complete
.sym 13035 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13037 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13041 $PACKER_VCC_NET
.sym 13042 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13047 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13050 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13053 u_accel.total_events[11]
.sym 13061 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13064 u_accel.total_events[10]
.sym 13065 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 13067 $PACKER_VCC_NET
.sym 13068 u_accel.total_events[10]
.sym 13071 $nextpnr_ICESTORM_LC_11$I3
.sym 13073 u_accel.total_events[11]
.sym 13074 $PACKER_VCC_NET
.sym 13081 $nextpnr_ICESTORM_LC_11$I3
.sym 13086 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13090 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13091 u_accel.window_complete
.sym 13093 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13103 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13108 u_accel.window_complete
.sym 13109 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13111 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13112 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13115 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13117 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13119 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13120 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13121 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13122 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13125 u_accel.abs_delta_x[17]
.sym 13126 u_accel.abs_delta_x[6]
.sym 13134 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13136 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13139 $PACKER_VCC_NET
.sym 13140 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13142 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13143 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13145 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 13147 u_accel.abs_delta_x[14]
.sym 13148 u_accel.u_motion_computer.diff_x[0]
.sym 13159 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13160 u_accel.u_motion_computer.diff_x[1]
.sym 13162 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13172 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13176 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13177 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13179 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13181 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13182 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13188 $nextpnr_ICESTORM_LC_12$O
.sym 13191 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13194 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13196 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13198 u_accel.u_motion_computer.diff_x[1]
.sym 13200 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13202 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13204 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13206 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13209 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13210 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13212 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13215 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13216 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13218 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13221 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13222 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13224 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13226 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13228 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13230 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13232 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13234 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13239 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13240 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13241 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13242 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13244 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13245 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13262 $PACKER_VCC_NET
.sym 13263 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13264 u_accel.abs_delta_x[15]
.sym 13265 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13266 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13267 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13269 u_accel.abs_delta_x[17]
.sym 13270 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13271 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13274 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13285 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13292 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13297 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13298 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13304 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13307 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13309 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13310 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13311 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13314 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13315 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13317 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13320 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13321 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13323 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13325 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13327 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13329 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13331 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13333 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13335 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13338 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13339 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13341 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13344 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13345 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13347 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13350 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13351 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13353 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13355 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13357 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13363 u_accel.abs_delta_x[13]
.sym 13368 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13385 u_accel.abs_delta_x[10]
.sym 13386 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13387 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13388 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13389 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13390 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13391 u_accel.abs_delta_x[3]
.sym 13392 u_accel.abs_delta_x[15]
.sym 13393 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13394 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13395 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13396 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13397 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13404 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13405 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13406 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13408 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 13409 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13412 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13413 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13415 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13416 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13417 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 13426 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13427 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13433 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13434 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13437 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13438 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13442 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13444 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13447 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13448 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13449 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13459 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13460 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13462 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13466 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13467 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13468 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13471 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13472 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13473 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13478 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 13479 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13480 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 13481 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13485 u_accel.delta_x[13]
.sym 13487 u_accel.delta_x[8]
.sym 13488 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13489 u_accel.delta_x[7]
.sym 13490 u_accel.abs_delta_x[10]
.sym 13491 u_accel.delta_x[10]
.sym 13500 u_accel.abs_delta_x[17]
.sym 13502 u_accel.abs_delta_x[2]
.sym 13508 u_accel.abs_delta_x[13]
.sym 13509 u_accel.abs_delta_x[2]
.sym 13510 u_accel.abs_delta_x[7]
.sym 13512 u_accel.abs_delta_x[16]
.sym 13513 u_accel.abs_delta_x[10]
.sym 13514 u_accel.abs_delta_x[12]
.sym 13515 u_accel.abs_delta_x[4]
.sym 13516 u_accel.abs_delta_x[6]
.sym 13517 u_accel.abs_delta_x[5]
.sym 13518 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13519 u_accel.abs_delta_x[3]
.sym 13525 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13528 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13532 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13533 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13535 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 13538 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13539 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13540 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13541 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13542 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13547 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13549 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13550 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13553 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13555 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13556 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13559 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13560 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13561 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13564 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13565 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13566 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13572 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13576 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13578 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13579 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13583 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 13584 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13585 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13588 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13589 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13590 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13595 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13596 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13597 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13601 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13602 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13603 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13604 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13607 u_accel.abs_delta_x[11]
.sym 13608 u_accel.abs_delta_x[1]
.sym 13610 u_accel.delta_x[0]
.sym 13611 u_accel.delta_x[17]
.sym 13612 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 13613 u_accel.delta_x[11]
.sym 13614 u_accel.delta_x[1]
.sym 13631 $PACKER_VCC_NET
.sym 13632 u_accel.delta_x[17]
.sym 13633 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13634 u_accel.abs_delta_x[8]
.sym 13635 u_accel.abs_delta_x[14]
.sym 13636 u_accel.abs_delta_x[9]
.sym 13638 u_accel.abs_delta_x[7]
.sym 13639 $PACKER_VCC_NET
.sym 13640 u_accel.abs_delta_x[16]
.sym 13641 u_accel.u_motion_computer.diff_x[0]
.sym 13642 u_accel.abs_delta_x[12]
.sym 13648 u_accel.abs_delta_x[6]
.sym 13661 u_accel.abs_delta_x[7]
.sym 13663 u_accel.abs_delta_x[3]
.sym 13666 u_accel.abs_delta_x[0]
.sym 13669 u_accel.abs_delta_x[2]
.sym 13673 u_accel.abs_delta_x[1]
.sym 13675 u_accel.abs_delta_x[4]
.sym 13677 u_accel.abs_delta_x[5]
.sym 13680 $nextpnr_ICESTORM_LC_0$O
.sym 13683 u_accel.abs_delta_x[0]
.sym 13686 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13688 u_accel.abs_delta_x[1]
.sym 13692 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13694 u_accel.abs_delta_x[2]
.sym 13698 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13700 u_accel.abs_delta_x[3]
.sym 13704 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13707 u_accel.abs_delta_x[4]
.sym 13710 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13712 u_accel.abs_delta_x[5]
.sym 13716 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13719 u_accel.abs_delta_x[6]
.sym 13722 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13724 u_accel.abs_delta_x[7]
.sym 13740 $PACKER_VCC_NET
.sym 13744 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13749 u_accel.abs_delta_x[11]
.sym 13754 $PACKER_VCC_NET
.sym 13756 $PACKER_VCC_NET
.sym 13757 u_accel.abs_delta_x[17]
.sym 13759 $PACKER_VCC_NET
.sym 13760 u_accel.abs_delta_x[7]
.sym 13762 $PACKER_VCC_NET
.sym 13764 u_accel.abs_delta_x[15]
.sym 13766 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13771 u_accel.abs_delta_x[11]
.sym 13772 $PACKER_VCC_NET
.sym 13776 u_accel.abs_delta_x[14]
.sym 13777 u_accel.abs_delta_x[8]
.sym 13780 u_accel.abs_delta_x[13]
.sym 13781 u_accel.abs_delta_x[15]
.sym 13783 u_accel.abs_delta_x[10]
.sym 13786 u_accel.abs_delta_x[12]
.sym 13791 $PACKER_VCC_NET
.sym 13796 u_accel.abs_delta_x[9]
.sym 13803 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13805 $PACKER_VCC_NET
.sym 13806 u_accel.abs_delta_x[8]
.sym 13809 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13811 u_accel.abs_delta_x[9]
.sym 13812 $PACKER_VCC_NET
.sym 13815 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13817 u_accel.abs_delta_x[10]
.sym 13818 $PACKER_VCC_NET
.sym 13821 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13823 u_accel.abs_delta_x[11]
.sym 13824 $PACKER_VCC_NET
.sym 13827 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13829 $PACKER_VCC_NET
.sym 13830 u_accel.abs_delta_x[12]
.sym 13833 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13835 u_accel.abs_delta_x[13]
.sym 13836 $PACKER_VCC_NET
.sym 13839 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13841 u_accel.abs_delta_x[14]
.sym 13842 $PACKER_VCC_NET
.sym 13845 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13847 $PACKER_VCC_NET
.sym 13848 u_accel.abs_delta_x[15]
.sym 13860 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 13879 u_accel.abs_delta_x[3]
.sym 13880 u_accel.abs_delta_x[15]
.sym 13882 u_accel.abs_delta_x[10]
.sym 13885 heartbeat_cnt[22]
.sym 13886 u_accel.abs_delta_x[1]
.sym 13888 u_accel.abs_delta_y[1]
.sym 13889 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13894 u_accel.abs_delta_y[5]
.sym 13898 u_accel.abs_delta_x[2]
.sym 13902 u_accel.abs_delta_x[17]
.sym 13903 u_accel.abs_delta_x[16]
.sym 13906 u_accel.abs_delta_y[2]
.sym 13907 u_accel.abs_delta_x[0]
.sym 13911 $PACKER_VCC_NET
.sym 13913 u_accel.u_motion_computer.diff_x[0]
.sym 13914 u_accel.abs_delta_x[5]
.sym 13916 $PACKER_VCC_NET
.sym 13917 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13926 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 13928 $PACKER_VCC_NET
.sym 13929 u_accel.abs_delta_x[16]
.sym 13932 $nextpnr_ICESTORM_LC_1$I3
.sym 13934 $PACKER_VCC_NET
.sym 13935 u_accel.abs_delta_x[17]
.sym 13942 $nextpnr_ICESTORM_LC_1$I3
.sym 13945 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13946 u_accel.abs_delta_y[5]
.sym 13948 u_accel.abs_delta_x[5]
.sym 13951 u_accel.abs_delta_x[0]
.sym 13957 u_accel.u_motion_computer.diff_x[0]
.sym 13969 u_accel.abs_delta_y[2]
.sym 13970 u_accel.abs_delta_x[2]
.sym 13973 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13988 u_accel.abs_delta_y[5]
.sym 13990 u_accel.abs_delta_y[17]
.sym 13994 u_accel.abs_delta_y[8]
.sym 14000 u_accel.abs_delta_x[16]
.sym 14001 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 14002 led_gesture_valid_SB_LUT4_I3_O
.sym 14004 u_accel.abs_delta_x[6]
.sym 14005 u_accel.abs_delta_x[13]
.sym 14006 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 14007 u_accel.abs_delta_x[7]
.sym 14008 u_accel.abs_delta_x[4]
.sym 14010 u_accel.abs_delta_x[5]
.sym 14017 u_accel.abs_delta_y[6]
.sym 14018 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14019 u_accel.abs_delta_y[7]
.sym 14021 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14022 u_accel.abs_delta_y[2]
.sym 14024 u_accel.abs_delta_y[3]
.sym 14025 u_accel.abs_delta_x[2]
.sym 14026 u_accel.abs_delta_x[5]
.sym 14027 u_accel.abs_delta_y[4]
.sym 14028 u_accel.abs_delta_x[3]
.sym 14029 $PACKER_VCC_NET
.sym 14030 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14031 u_accel.abs_delta_y[0]
.sym 14032 u_accel.abs_delta_x[7]
.sym 14034 u_accel.abs_delta_x[4]
.sym 14035 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14037 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14038 u_accel.abs_delta_y[5]
.sym 14040 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14041 u_accel.abs_delta_x[6]
.sym 14044 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14046 u_accel.abs_delta_x[1]
.sym 14047 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14048 u_accel.abs_delta_y[1]
.sym 14049 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14051 u_accel.abs_delta_y[0]
.sym 14052 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14053 $PACKER_VCC_NET
.sym 14055 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14057 u_accel.abs_delta_y[1]
.sym 14058 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14059 u_accel.abs_delta_x[1]
.sym 14061 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14063 u_accel.abs_delta_y[2]
.sym 14064 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14065 u_accel.abs_delta_x[2]
.sym 14067 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14069 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14070 u_accel.abs_delta_y[3]
.sym 14071 u_accel.abs_delta_x[3]
.sym 14073 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14075 u_accel.abs_delta_y[4]
.sym 14076 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14077 u_accel.abs_delta_x[4]
.sym 14079 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14081 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14082 u_accel.abs_delta_y[5]
.sym 14083 u_accel.abs_delta_x[5]
.sym 14085 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14088 u_accel.abs_delta_y[6]
.sym 14089 u_accel.abs_delta_x[6]
.sym 14091 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14093 u_accel.abs_delta_y[7]
.sym 14094 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14095 u_accel.abs_delta_x[7]
.sym 14106 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 14111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14115 u_accel.abs_delta_y[7]
.sym 14124 u_accel.delta_x[17]
.sym 14129 u_accel.abs_delta_x[9]
.sym 14132 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 14133 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 14135 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14140 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14141 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14142 u_accel.abs_delta_y[12]
.sym 14143 u_accel.abs_delta_y[15]
.sym 14144 u_accel.abs_delta_x[15]
.sym 14145 u_accel.abs_delta_y[10]
.sym 14146 u_accel.abs_delta_y[14]
.sym 14147 u_accel.abs_delta_x[8]
.sym 14148 u_accel.abs_delta_x[14]
.sym 14150 u_accel.abs_delta_y[11]
.sym 14151 u_accel.abs_delta_x[11]
.sym 14152 u_accel.abs_delta_x[10]
.sym 14153 u_accel.abs_delta_x[9]
.sym 14155 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14156 u_accel.abs_delta_y[9]
.sym 14157 u_accel.abs_delta_y[13]
.sym 14158 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14161 u_accel.abs_delta_x[12]
.sym 14165 u_accel.abs_delta_x[13]
.sym 14166 u_accel.abs_delta_y[8]
.sym 14167 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14168 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14169 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14170 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14172 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14174 u_accel.abs_delta_y[8]
.sym 14175 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14176 u_accel.abs_delta_x[8]
.sym 14178 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14180 u_accel.abs_delta_y[9]
.sym 14181 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14182 u_accel.abs_delta_x[9]
.sym 14184 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14186 u_accel.abs_delta_y[10]
.sym 14187 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14188 u_accel.abs_delta_x[10]
.sym 14190 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14192 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14193 u_accel.abs_delta_y[11]
.sym 14194 u_accel.abs_delta_x[11]
.sym 14196 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14198 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14199 u_accel.abs_delta_y[12]
.sym 14200 u_accel.abs_delta_x[12]
.sym 14202 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14204 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14205 u_accel.abs_delta_y[13]
.sym 14206 u_accel.abs_delta_x[13]
.sym 14208 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14210 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14211 u_accel.abs_delta_y[14]
.sym 14212 u_accel.abs_delta_x[14]
.sym 14214 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14216 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14217 u_accel.abs_delta_y[15]
.sym 14218 u_accel.abs_delta_x[15]
.sym 14222 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14223 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14224 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 14225 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 14226 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14227 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 14228 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 14229 u_accel.class_gesture[0]
.sym 14236 u_accel.abs_delta_y[12]
.sym 14238 u_accel.abs_delta_y[11]
.sym 14250 led_gesture_valid_SB_LUT4_I3_O
.sym 14256 event_valid_SB_DFFSR_Q_D[2]
.sym 14258 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14263 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14264 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14266 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14267 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14268 u_accel.abs_delta_x[14]
.sym 14269 event_valid_SB_DFFSR_Q_D[2]
.sym 14270 u_accel.abs_delta_y[16]
.sym 14271 u_accel.abs_delta_x[16]
.sym 14272 u_accel.abs_delta_y[17]
.sym 14273 u_accel.abs_delta_x[7]
.sym 14274 led_gesture_valid_SB_LUT4_I3_O
.sym 14275 gesture_valid
.sym 14276 gesture_led_cnt[0]
.sym 14277 $PACKER_VCC_NET
.sym 14278 u_accel.abs_delta_y[14]
.sym 14279 u_accel.abs_delta_y[7]
.sym 14280 led_gesture_valid$SB_IO_OUT
.sym 14284 u_accel.abs_delta_x[17]
.sym 14287 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14292 u_accel.abs_delta_x[17]
.sym 14294 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14295 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 14297 u_accel.abs_delta_y[16]
.sym 14298 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14299 u_accel.abs_delta_x[16]
.sym 14301 $nextpnr_ICESTORM_LC_30$I3
.sym 14303 u_accel.abs_delta_y[17]
.sym 14304 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14305 u_accel.abs_delta_x[17]
.sym 14307 $nextpnr_ICESTORM_LC_30$COUT
.sym 14309 $PACKER_VCC_NET
.sym 14311 $nextpnr_ICESTORM_LC_30$I3
.sym 14315 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14316 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14317 $nextpnr_ICESTORM_LC_30$COUT
.sym 14320 u_accel.abs_delta_y[14]
.sym 14321 u_accel.abs_delta_x[14]
.sym 14322 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14323 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14326 gesture_valid
.sym 14329 gesture_led_cnt[0]
.sym 14332 event_valid_SB_DFFSR_Q_D[2]
.sym 14333 led_gesture_valid$SB_IO_OUT
.sym 14335 gesture_valid
.sym 14338 u_accel.abs_delta_x[17]
.sym 14339 u_accel.abs_delta_y[7]
.sym 14340 u_accel.abs_delta_x[7]
.sym 14341 u_accel.abs_delta_y[17]
.sym 14342 led_gesture_valid_SB_LUT4_I3_O
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14346 u_accel.class_gesture[1]
.sym 14347 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 14349 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 14360 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 14365 event_valid_SB_DFFSR_Q_D[2]
.sym 14377 heartbeat_cnt[22]
.sym 14388 u_accel.abs_delta_y[8]
.sym 14391 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14392 u_accel.abs_delta_y[12]
.sym 14394 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 14395 u_accel.abs_delta_y[6]
.sym 14400 u_accel.abs_delta_x[8]
.sym 14411 u_accel.abs_delta_x[12]
.sym 14413 u_accel.abs_delta_x[6]
.sym 14416 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 14419 u_accel.abs_delta_y[6]
.sym 14421 u_accel.abs_delta_x[6]
.sym 14425 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 14426 u_accel.abs_delta_x[12]
.sym 14427 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 14428 u_accel.abs_delta_y[12]
.sym 14455 u_accel.abs_delta_y[8]
.sym 14456 u_accel.abs_delta_x[8]
.sym 14458 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14473 u_accel.class_pass
.sym 14489 u_accel.class_gesture[1]
.sym 14510 activity_led_cnt[1]
.sym 14511 activity_led_cnt[2]
.sym 14512 activity_led_cnt[3]
.sym 14513 led_activity_SB_LUT4_O_I2[3]
.sym 14515 event_valid
.sym 14521 activity_led_cnt[4]
.sym 14522 activity_led_cnt[5]
.sym 14527 led_activity$SB_IO_OUT
.sym 14528 event_valid_SB_DFFSR_Q_D[2]
.sym 14529 led_activity_SB_LUT4_O_I2[2]
.sym 14532 activity_led_cnt[0]
.sym 14536 led_activity_SB_LUT4_I3_O
.sym 14554 led_activity_SB_LUT4_O_I2[2]
.sym 14555 activity_led_cnt[1]
.sym 14556 led_activity_SB_LUT4_O_I2[3]
.sym 14557 activity_led_cnt[0]
.sym 14561 event_valid
.sym 14562 event_valid_SB_DFFSR_Q_D[2]
.sym 14563 led_activity$SB_IO_OUT
.sym 14566 activity_led_cnt[2]
.sym 14567 activity_led_cnt[3]
.sym 14568 activity_led_cnt[5]
.sym 14569 activity_led_cnt[4]
.sym 14584 activity_led_cnt[0]
.sym 14585 event_valid
.sym 14588 led_activity_SB_LUT4_I3_O
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14591 led_heartbeat$SB_IO_OUT
.sym 14609 led_activity$SB_IO_OUT
.sym 14614 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 14633 activity_led_cnt[15]
.sym 14634 event_valid
.sym 14635 activity_led_cnt[11]
.sym 14636 activity_led_cnt[12]
.sym 14638 activity_led_cnt[14]
.sym 14639 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 14640 activity_led_cnt[8]
.sym 14641 activity_led_cnt[9]
.sym 14642 activity_led_cnt[10]
.sym 14643 led_activity_SB_LUT4_I3_O
.sym 14644 event_valid
.sym 14645 activity_led_cnt[13]
.sym 14647 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14649 $PACKER_VCC_NET
.sym 14650 activity_led_cnt[16]
.sym 14651 activity_led_cnt[17]
.sym 14654 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14657 $PACKER_VCC_NET
.sym 14661 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 14662 activity_led_cnt[6]
.sym 14663 activity_led_cnt[7]
.sym 14664 $nextpnr_ICESTORM_LC_37$O
.sym 14667 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14670 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14671 event_valid
.sym 14672 $PACKER_VCC_NET
.sym 14673 activity_led_cnt[15]
.sym 14674 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14676 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14677 event_valid
.sym 14678 $PACKER_VCC_NET
.sym 14679 activity_led_cnt[16]
.sym 14680 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14683 event_valid
.sym 14684 $PACKER_VCC_NET
.sym 14685 activity_led_cnt[17]
.sym 14686 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14689 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14691 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 14692 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 14695 activity_led_cnt[11]
.sym 14696 activity_led_cnt[12]
.sym 14697 activity_led_cnt[10]
.sym 14698 activity_led_cnt[13]
.sym 14701 activity_led_cnt[9]
.sym 14702 activity_led_cnt[6]
.sym 14703 activity_led_cnt[7]
.sym 14704 activity_led_cnt[8]
.sym 14707 activity_led_cnt[17]
.sym 14708 activity_led_cnt[16]
.sym 14709 activity_led_cnt[15]
.sym 14710 activity_led_cnt[14]
.sym 14711 led_activity_SB_LUT4_I3_O
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14729 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 15874 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 15962 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 15969 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 15972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15987 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 15994 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 15995 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 16010 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16018 u_accel.early_sum_x[6]
.sym 16021 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16026 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 16057 u_accel.early_sum_x[6]
.sym 16063 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16078 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 16082 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16084 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16085 u_accel.early_sum_x[4]
.sym 16086 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16087 u_accel.late_sum_x[3]
.sym 16088 u_accel.early_sum_x[7]
.sym 16089 u_accel.late_sum_x[1]
.sym 16090 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16091 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16092 u_accel.early_sum_x[1]
.sym 16109 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16111 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 16112 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16114 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16118 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16126 u_accel.compressed_x[0]
.sym 16133 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16135 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16138 u_accel.compressed_x[1]
.sym 16140 u_accel.compressed_x[2]
.sym 16141 u_accel.compressed_x[3]
.sym 16144 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16145 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16147 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16150 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16154 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16156 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16158 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 16160 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16161 u_accel.compressed_x[0]
.sym 16164 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 16166 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16167 u_accel.compressed_x[1]
.sym 16168 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 16170 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 16172 u_accel.compressed_x[2]
.sym 16173 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16174 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 16176 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 16178 u_accel.compressed_x[3]
.sym 16179 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16180 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 16182 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 16184 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16185 u_accel.compressed_x[3]
.sym 16186 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 16188 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16190 u_accel.compressed_x[3]
.sym 16191 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16192 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 16194 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16196 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16197 u_accel.compressed_x[3]
.sym 16198 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16200 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16202 u_accel.compressed_x[3]
.sym 16203 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16204 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16205 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 16206 clk$SB_IO_IN_$glb_clk
.sym 16207 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 16208 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 16209 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 16210 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 16211 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 16212 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 16213 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 16214 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16215 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 16219 u_accel.u_motion_computer.diff_x[0]
.sym 16220 u_accel.compressed_x[0]
.sym 16221 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16224 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16226 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16228 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16229 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16230 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16231 u_accel.late_sum_x[3]
.sym 16233 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16234 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16236 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16237 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16238 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16240 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16241 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 16242 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16244 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16251 u_accel.compressed_x[3]
.sym 16254 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16256 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16257 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16259 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16266 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16268 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16277 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16279 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16281 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 16283 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16284 u_accel.compressed_x[3]
.sym 16285 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16287 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 16289 u_accel.compressed_x[3]
.sym 16290 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16291 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 16293 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 16295 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16296 u_accel.compressed_x[3]
.sym 16297 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 16299 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 16301 u_accel.compressed_x[3]
.sym 16302 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16303 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 16305 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 16307 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16308 u_accel.compressed_x[3]
.sym 16309 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 16311 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 16313 u_accel.compressed_x[3]
.sym 16314 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16315 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 16317 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 16319 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16320 u_accel.compressed_x[3]
.sym 16321 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 16323 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 16325 u_accel.compressed_x[3]
.sym 16326 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16327 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 16328 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16330 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 16331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 16332 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 16333 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 16334 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 16335 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 16336 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 16337 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 16338 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 16341 u_accel.u_motion_computer.diff_x[1]
.sym 16343 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16344 u_accel.compressed_x[1]
.sym 16345 $PACKER_VCC_NET
.sym 16347 u_accel.compressed_x[3]
.sym 16348 u_accel.compressed_x[2]
.sym 16353 u_accel.compressed_x[3]
.sym 16355 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 16356 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16357 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 16358 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16360 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16361 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 16362 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16363 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16364 u_accel.late_sum_x[1]
.sym 16365 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16366 u_accel.compressed_x[0]
.sym 16367 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 16372 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16373 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16393 u_accel.compressed_x[3]
.sym 16404 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16406 u_accel.compressed_x[3]
.sym 16407 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16408 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 16411 u_accel.compressed_x[3]
.sym 16413 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16414 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16451 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16453 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 16454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 16455 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16456 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 16457 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 16458 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 16459 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 16460 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 16461 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16466 $PACKER_VCC_NET
.sym 16470 u_accel.compressed_x[3]
.sym 16476 $PACKER_VCC_NET
.sym 16479 u_accel.compressed_x[3]
.sym 16482 $PACKER_VCC_NET
.sym 16484 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16486 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16487 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16500 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16502 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16503 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16506 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16514 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16515 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 16518 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16522 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16526 u_accel.early_sum_x[10]
.sym 16528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16534 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16541 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16548 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16555 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16561 u_accel.early_sum_x[10]
.sym 16567 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16573 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 16574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16576 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16577 u_accel.early_sum_x[12]
.sym 16578 u_accel.late_sum_x[6]
.sym 16579 u_accel.early_sum_x[3]
.sym 16580 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16581 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 16582 u_accel.early_sum_x[11]
.sym 16583 u_accel.early_sum_x[0]
.sym 16584 u_accel.early_sum_x[13]
.sym 16587 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16601 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 16605 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16606 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16607 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16610 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16619 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16620 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16621 u_accel.late_sum_x[3]
.sym 16624 u_accel.late_sum_x[7]
.sym 16625 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16627 u_accel.late_sum_x[4]
.sym 16628 u_accel.late_sum_x[5]
.sym 16629 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16630 u_accel.late_sum_x[2]
.sym 16632 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16633 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16634 u_accel.late_sum_x[1]
.sym 16635 u_accel.late_sum_x[6]
.sym 16636 u_accel.late_sum_x[0]
.sym 16642 $PACKER_VCC_NET
.sym 16645 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16646 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 16650 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16652 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 16653 u_accel.late_sum_x[0]
.sym 16654 $PACKER_VCC_NET
.sym 16656 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16658 u_accel.late_sum_x[1]
.sym 16659 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16660 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16662 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16664 u_accel.late_sum_x[2]
.sym 16665 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16666 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16668 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16670 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16671 u_accel.late_sum_x[3]
.sym 16672 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16674 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16676 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16677 u_accel.late_sum_x[4]
.sym 16678 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16680 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16682 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16683 u_accel.late_sum_x[5]
.sym 16684 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16686 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16688 u_accel.late_sum_x[6]
.sym 16689 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16690 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16692 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16694 u_accel.late_sum_x[7]
.sym 16695 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16696 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16699 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16700 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16701 u_accel.late_sum_x[15]
.sym 16702 u_accel.early_sum_x[9]
.sym 16703 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16704 u_accel.late_sum_x[8]
.sym 16705 u_accel.late_sum_x[10]
.sym 16706 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16707 u_accel.late_sum_x[12]
.sym 16710 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16712 u_accel.u_motion_computer.diff_x[0]
.sym 16724 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16725 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 16726 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16727 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16728 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16729 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16730 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16731 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 16732 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16733 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 16736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16743 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16747 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16749 u_accel.late_sum_x[13]
.sym 16751 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16753 u_accel.late_sum_x[11]
.sym 16755 u_accel.late_sum_x[9]
.sym 16756 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16757 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16758 u_accel.late_sum_x[15]
.sym 16761 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16763 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16764 u_accel.late_sum_x[12]
.sym 16765 u_accel.late_sum_x[14]
.sym 16768 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16769 u_accel.late_sum_x[8]
.sym 16770 u_accel.late_sum_x[10]
.sym 16773 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16775 u_accel.late_sum_x[8]
.sym 16776 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16777 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16779 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16781 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16782 u_accel.late_sum_x[9]
.sym 16783 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16785 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16787 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16788 u_accel.late_sum_x[10]
.sym 16789 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16791 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16793 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16794 u_accel.late_sum_x[11]
.sym 16795 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16797 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16799 u_accel.late_sum_x[12]
.sym 16800 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16801 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16803 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16805 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16806 u_accel.late_sum_x[13]
.sym 16807 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16809 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16811 u_accel.late_sum_x[14]
.sym 16812 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16813 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16815 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16817 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16818 u_accel.late_sum_x[15]
.sym 16819 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16820 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16823 u_accel.late_sum_x[14]
.sym 16824 u_accel.early_sum_x[15]
.sym 16825 u_accel.late_sum_x[16]
.sym 16826 u_accel.early_sum_x[16]
.sym 16827 u_accel.early_sum_x[14]
.sym 16828 u_accel.early_sum_x[8]
.sym 16829 u_accel.early_sum_x[17]
.sym 16830 u_accel.late_sum_x[17]
.sym 16839 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16841 u_accel.late_sum_y[8]
.sym 16843 u_accel.late_sum_y[9]
.sym 16847 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 16849 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 16850 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16851 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16853 u_accel.u_motion_computer.diff_y[1]
.sym 16854 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16855 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16857 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16859 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16877 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16881 u_accel.early_sum_x[15]
.sym 16885 u_accel.early_sum_x[8]
.sym 16886 u_accel.early_sum_x[17]
.sym 16887 u_accel.late_sum_x[17]
.sym 16890 u_accel.late_sum_x[16]
.sym 16891 u_accel.early_sum_x[16]
.sym 16892 u_accel.early_sum_x[14]
.sym 16896 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16898 u_accel.late_sum_x[16]
.sym 16899 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16900 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16903 u_accel.late_sum_x[17]
.sym 16904 u_accel.early_sum_x[17]
.sym 16906 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16910 u_accel.early_sum_x[8]
.sym 16928 u_accel.early_sum_x[16]
.sym 16934 u_accel.early_sum_x[14]
.sym 16941 u_accel.early_sum_x[15]
.sym 16943 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16946 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 16947 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 16950 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 16952 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 16953 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 16958 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16962 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16967 $PACKER_VCC_NET
.sym 16980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16990 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16992 u_accel.u_motion_computer.diff_x[0]
.sym 16996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16999 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17002 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17004 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17023 u_accel.u_motion_computer.diff_x[0]
.sym 17033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17047 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17051 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17059 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17065 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17080 u_accel.abs_delta_x[11]
.sym 17093 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17097 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17098 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17099 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17111 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17119 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17121 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17123 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17124 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17125 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17150 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17157 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17164 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17170 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17181 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17187 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17202 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 17217 $PACKER_VCC_NET
.sym 17223 $PACKER_VCC_NET
.sym 17246 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17248 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17254 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17259 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17279 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17280 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17281 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17311 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17312 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17316 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17318 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17326 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 17340 u_accel.delta_x[11]
.sym 17343 u_accel.abs_delta_x[10]
.sym 17346 u_accel.abs_delta_x[1]
.sym 17347 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17348 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17350 u_accel.u_motion_computer.diff_y[1]
.sym 17357 u_accel.delta_x[13]
.sym 17358 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17362 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17365 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17368 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17369 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17373 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17375 u_accel.delta_x[8]
.sym 17385 u_accel.delta_x[7]
.sym 17387 u_accel.delta_x[10]
.sym 17397 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17410 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17413 u_accel.delta_x[7]
.sym 17414 u_accel.delta_x[13]
.sym 17415 u_accel.delta_x[10]
.sym 17416 u_accel.delta_x[8]
.sym 17422 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17425 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17426 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17427 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17431 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17435 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17439 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17440 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17441 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17442 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17443 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17444 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17445 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17455 $PACKER_VCC_NET
.sym 17459 $PACKER_VCC_NET
.sym 17462 u_accel.abs_delta_x[13]
.sym 17468 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17470 u_accel.abs_delta_x[11]
.sym 17483 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17486 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17489 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17497 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17498 u_accel.delta_x[0]
.sym 17500 u_accel.u_motion_computer.diff_x[1]
.sym 17504 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17506 u_accel.u_motion_computer.diff_x[0]
.sym 17510 u_accel.delta_x[1]
.sym 17512 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17513 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17514 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17519 u_accel.u_motion_computer.diff_x[0]
.sym 17520 u_accel.u_motion_computer.diff_x[1]
.sym 17521 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17531 u_accel.u_motion_computer.diff_x[0]
.sym 17536 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17542 u_accel.delta_x[0]
.sym 17543 u_accel.delta_x[1]
.sym 17544 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17545 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17548 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17554 u_accel.u_motion_computer.diff_x[1]
.sym 17558 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17561 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17565 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 17566 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17567 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17577 u_accel.abs_delta_x[1]
.sym 17585 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17587 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17590 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17591 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17593 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17594 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17595 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17596 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17603 u_accel.abs_delta_x[9]
.sym 17606 $PACKER_VCC_NET
.sym 17610 u_accel.abs_delta_x[5]
.sym 17611 u_accel.abs_delta_x[6]
.sym 17612 u_accel.abs_delta_x[3]
.sym 17613 u_accel.abs_delta_x[7]
.sym 17614 $PACKER_VCC_NET
.sym 17615 u_accel.abs_delta_x[10]
.sym 17616 u_accel.abs_delta_x[4]
.sym 17617 u_accel.abs_delta_x[8]
.sym 17634 $nextpnr_ICESTORM_LC_6$O
.sym 17636 u_accel.abs_delta_x[3]
.sym 17640 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17642 $PACKER_VCC_NET
.sym 17643 u_accel.abs_delta_x[4]
.sym 17646 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17648 u_accel.abs_delta_x[5]
.sym 17649 $PACKER_VCC_NET
.sym 17652 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17654 u_accel.abs_delta_x[6]
.sym 17655 $PACKER_VCC_NET
.sym 17658 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17660 $PACKER_VCC_NET
.sym 17661 u_accel.abs_delta_x[7]
.sym 17664 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17666 u_accel.abs_delta_x[8]
.sym 17667 $PACKER_VCC_NET
.sym 17670 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17672 u_accel.abs_delta_x[9]
.sym 17673 $PACKER_VCC_NET
.sym 17676 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17678 u_accel.abs_delta_x[10]
.sym 17679 $PACKER_VCC_NET
.sym 17684 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17685 u_accel.abs_delta_y[17]
.sym 17686 u_accel.abs_delta_y[2]
.sym 17687 u_accel.abs_delta_y[3]
.sym 17688 u_accel.abs_delta_y[5]
.sym 17689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17690 u_accel.abs_delta_y[8]
.sym 17691 u_accel.abs_delta_y[4]
.sym 17708 u_accel.abs_delta_y[13]
.sym 17709 $PACKER_VCC_NET
.sym 17710 u_accel.abs_delta_y[9]
.sym 17711 $PACKER_VCC_NET
.sym 17712 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 17714 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17715 $PACKER_VCC_NET
.sym 17716 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17717 $PACKER_VCC_NET
.sym 17718 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17719 u_accel.abs_delta_y[17]
.sym 17720 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17726 $PACKER_VCC_NET
.sym 17727 u_accel.abs_delta_x[12]
.sym 17729 $PACKER_VCC_NET
.sym 17731 u_accel.abs_delta_x[15]
.sym 17733 u_accel.abs_delta_x[16]
.sym 17734 u_accel.abs_delta_x[13]
.sym 17737 $PACKER_VCC_NET
.sym 17738 u_accel.abs_delta_x[14]
.sym 17739 $PACKER_VCC_NET
.sym 17740 u_accel.abs_delta_x[17]
.sym 17742 u_accel.abs_delta_x[11]
.sym 17748 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 17757 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17759 u_accel.abs_delta_x[11]
.sym 17760 $PACKER_VCC_NET
.sym 17763 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17765 u_accel.abs_delta_x[12]
.sym 17766 $PACKER_VCC_NET
.sym 17769 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17771 $PACKER_VCC_NET
.sym 17772 u_accel.abs_delta_x[13]
.sym 17775 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17777 u_accel.abs_delta_x[14]
.sym 17778 $PACKER_VCC_NET
.sym 17781 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17783 $PACKER_VCC_NET
.sym 17784 u_accel.abs_delta_x[15]
.sym 17787 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17789 $PACKER_VCC_NET
.sym 17790 u_accel.abs_delta_x[16]
.sym 17793 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 17795 $PACKER_VCC_NET
.sym 17796 u_accel.abs_delta_x[17]
.sym 17800 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 17803 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 17807 u_accel.abs_delta_y[16]
.sym 17808 u_accel.abs_delta_y[15]
.sym 17809 u_accel.abs_delta_y[10]
.sym 17810 u_accel.abs_delta_y[0]
.sym 17811 u_accel.abs_delta_y[6]
.sym 17812 u_accel.abs_delta_y[7]
.sym 17813 u_accel.abs_delta_y[13]
.sym 17814 u_accel.abs_delta_y[9]
.sym 17831 u_accel.abs_delta_x[10]
.sym 17834 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 17835 u_accel.abs_delta_y[5]
.sym 17838 u_accel.abs_delta_x[1]
.sym 17840 u_accel.abs_delta_y[16]
.sym 17841 u_accel.abs_delta_y[4]
.sym 17842 u_accel.u_motion_computer.diff_y[1]
.sym 17852 u_accel.abs_delta_y[5]
.sym 17855 u_accel.abs_delta_y[4]
.sym 17859 u_accel.abs_delta_y[3]
.sym 17862 u_accel.abs_delta_y[8]
.sym 17869 $PACKER_VCC_NET
.sym 17871 u_accel.abs_delta_y[9]
.sym 17874 u_accel.abs_delta_y[10]
.sym 17875 $PACKER_VCC_NET
.sym 17876 u_accel.abs_delta_y[6]
.sym 17877 u_accel.abs_delta_y[7]
.sym 17880 $nextpnr_ICESTORM_LC_4$O
.sym 17883 u_accel.abs_delta_y[3]
.sym 17886 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17888 $PACKER_VCC_NET
.sym 17889 u_accel.abs_delta_y[4]
.sym 17892 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17894 $PACKER_VCC_NET
.sym 17895 u_accel.abs_delta_y[5]
.sym 17898 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17900 $PACKER_VCC_NET
.sym 17901 u_accel.abs_delta_y[6]
.sym 17904 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17906 $PACKER_VCC_NET
.sym 17907 u_accel.abs_delta_y[7]
.sym 17910 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17912 $PACKER_VCC_NET
.sym 17913 u_accel.abs_delta_y[8]
.sym 17916 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17918 u_accel.abs_delta_y[9]
.sym 17919 $PACKER_VCC_NET
.sym 17922 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17924 $PACKER_VCC_NET
.sym 17925 u_accel.abs_delta_y[10]
.sym 17930 u_accel.abs_delta_y[1]
.sym 17931 u_accel.abs_delta_y[12]
.sym 17932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 17933 u_accel.abs_delta_y[14]
.sym 17935 u_accel.abs_delta_y[11]
.sym 17936 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 17937 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17945 event_valid_SB_DFFSR_Q_D[2]
.sym 17955 u_accel.abs_delta_y[3]
.sym 17957 u_accel.class_gesture[0]
.sym 17958 u_accel.abs_delta_y[6]
.sym 17959 u_accel.abs_delta_y[2]
.sym 17960 u_accel.abs_delta_y[7]
.sym 17962 u_accel.abs_delta_y[13]
.sym 17963 u_accel.abs_delta_y[5]
.sym 17964 u_accel.abs_delta_y[9]
.sym 17966 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17971 u_accel.abs_delta_y[16]
.sym 17979 $PACKER_VCC_NET
.sym 17980 u_accel.abs_delta_y[15]
.sym 17981 $PACKER_VCC_NET
.sym 17985 u_accel.abs_delta_y[13]
.sym 17987 $PACKER_VCC_NET
.sym 17988 u_accel.abs_delta_y[12]
.sym 17989 u_accel.abs_delta_y[17]
.sym 17992 u_accel.abs_delta_y[11]
.sym 17998 u_accel.abs_delta_y[14]
.sym 18003 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18005 u_accel.abs_delta_y[11]
.sym 18006 $PACKER_VCC_NET
.sym 18009 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18011 $PACKER_VCC_NET
.sym 18012 u_accel.abs_delta_y[12]
.sym 18015 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18017 u_accel.abs_delta_y[13]
.sym 18018 $PACKER_VCC_NET
.sym 18021 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18023 u_accel.abs_delta_y[14]
.sym 18024 $PACKER_VCC_NET
.sym 18027 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18029 $PACKER_VCC_NET
.sym 18030 u_accel.abs_delta_y[15]
.sym 18033 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 18035 u_accel.abs_delta_y[16]
.sym 18036 $PACKER_VCC_NET
.sym 18039 $nextpnr_ICESTORM_LC_5$I3
.sym 18041 $PACKER_VCC_NET
.sym 18042 u_accel.abs_delta_y[17]
.sym 18049 $nextpnr_ICESTORM_LC_5$I3
.sym 18053 gesture_confidence[3]
.sym 18055 gesture_confidence[0]
.sym 18057 gesture_confidence[2]
.sym 18059 gesture_confidence[1]
.sym 18069 u_accel.abs_delta_x[15]
.sym 18070 u_accel.abs_delta_x[3]
.sym 18072 u_accel.abs_delta_y[1]
.sym 18083 u_accel.abs_delta_y[11]
.sym 18084 u_accel.class_gesture[1]
.sym 18086 u_accel.abs_delta_y[15]
.sym 18088 u_accel.abs_delta_y[10]
.sym 18094 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 18095 u_accel.abs_delta_x[4]
.sym 18096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18097 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 18099 u_accel.delta_x[17]
.sym 18100 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 18101 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 18103 u_accel.abs_delta_x[16]
.sym 18104 u_accel.abs_delta_x[9]
.sym 18105 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 18106 u_accel.abs_delta_x[13]
.sym 18107 u_accel.abs_delta_y[11]
.sym 18108 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 18109 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18110 u_accel.abs_delta_y[16]
.sym 18111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18112 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 18113 u_accel.abs_delta_y[4]
.sym 18119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 18121 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 18122 u_accel.abs_delta_y[13]
.sym 18123 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 18124 u_accel.abs_delta_y[9]
.sym 18125 u_accel.abs_delta_x[11]
.sym 18128 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18129 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18130 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 18134 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 18136 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18139 u_accel.abs_delta_y[16]
.sym 18140 u_accel.abs_delta_x[13]
.sym 18141 u_accel.abs_delta_x[16]
.sym 18142 u_accel.abs_delta_y[13]
.sym 18146 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 18147 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 18148 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 18151 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 18153 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18157 u_accel.abs_delta_x[4]
.sym 18159 u_accel.abs_delta_y[4]
.sym 18163 u_accel.abs_delta_x[11]
.sym 18164 u_accel.abs_delta_y[9]
.sym 18165 u_accel.abs_delta_y[11]
.sym 18166 u_accel.abs_delta_x[9]
.sym 18169 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 18170 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 18171 u_accel.delta_x[17]
.sym 18172 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 18173 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18188 u_accel.abs_delta_x[7]
.sym 18189 gesture_confidence[1]
.sym 18191 u_accel.abs_delta_x[5]
.sym 18195 u_accel.abs_delta_x[6]
.sym 18199 u_accel.abs_delta_x[4]
.sym 18201 $PACKER_VCC_NET
.sym 18202 u_accel.abs_delta_y[9]
.sym 18203 u_accel.abs_delta_y[12]
.sym 18205 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 18208 $PACKER_VCC_NET
.sym 18219 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 18220 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18223 event_valid_SB_DFFSR_Q_D[2]
.sym 18237 u_accel.motion_valid
.sym 18244 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 18247 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18259 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 18262 event_valid_SB_DFFSR_Q_D[2]
.sym 18264 u_accel.motion_valid
.sym 18265 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18274 u_accel.motion_valid
.sym 18275 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18276 event_valid_SB_DFFSR_Q_D[2]
.sym 18277 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18296 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18315 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 18323 u_accel.motion_valid
.sym 18328 led_heartbeat$SB_IO_OUT
.sym 18360 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 18369 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18404 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 18424 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 18428 u_accel.motion_valid
.sym 18429 soft_rst_SB_LUT4_I2_O[0]
.sym 18436 u_accel.class_pass
.sym 18446 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 18472 heartbeat_cnt[22]
.sym 18496 heartbeat_cnt[22]
.sym 18562 soft_rst_SB_LUT4_I2_O[0]
.sym 18817 led_heartbeat$SB_IO_OUT
.sym 19557 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 19558 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 19680 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 19804 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 19851 u_accel.window_complete
.sym 19856 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 19862 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 19864 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 19865 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 19868 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 19869 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 19870 u_accel.window_complete
.sym 19909 u_accel.window_complete
.sym 19911 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 19912 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 19913 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19915 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 19917 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 19919 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 19922 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 19923 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 19951 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 19964 u_accel.early_sum_x[1]
.sym 19965 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 19966 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 19968 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 19975 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 19976 u_accel.early_sum_x[7]
.sym 19981 u_accel.early_sum_x[4]
.sym 19982 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 19984 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 19992 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 19998 u_accel.early_sum_x[4]
.sym 20002 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20008 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20016 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20020 u_accel.early_sum_x[1]
.sym 20027 u_accel.early_sum_x[7]
.sym 20035 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20036 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20039 u_accel.early_sum_y[5]
.sym 20040 u_accel.early_sum_y[6]
.sym 20041 u_accel.early_sum_x[5]
.sym 20042 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 20043 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 20044 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 20045 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 20046 u_accel.early_sum_y[1]
.sym 20052 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20061 u_accel.late_sum_x[1]
.sym 20068 $PACKER_VCC_NET
.sym 20081 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20083 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20084 u_accel.compressed_x[1]
.sym 20085 u_accel.compressed_x[3]
.sym 20086 u_accel.compressed_x[2]
.sym 20087 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20088 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20094 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20095 u_accel.compressed_x[3]
.sym 20102 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20103 u_accel.compressed_x[0]
.sym 20104 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20111 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20112 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20114 u_accel.compressed_x[0]
.sym 20115 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20118 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20120 u_accel.compressed_x[1]
.sym 20121 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20122 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20124 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20126 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20127 u_accel.compressed_x[2]
.sym 20128 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20130 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20132 u_accel.compressed_x[3]
.sym 20133 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20134 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20136 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20138 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20139 u_accel.compressed_x[3]
.sym 20140 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20142 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20144 u_accel.compressed_x[3]
.sym 20145 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20146 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20148 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20150 u_accel.compressed_x[3]
.sym 20151 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20152 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20154 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20156 u_accel.compressed_x[3]
.sym 20157 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20158 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20162 u_accel.early_sum_y[0]
.sym 20163 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 20164 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 20165 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 20166 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 20167 u_accel.early_sum_y[7]
.sym 20168 u_accel.early_sum_y[3]
.sym 20169 u_accel.early_sum_y[2]
.sym 20177 $PACKER_VCC_NET
.sym 20188 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 20192 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 20194 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 20198 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20205 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20207 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20209 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20210 u_accel.compressed_x[3]
.sym 20214 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20216 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20228 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20230 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20232 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20235 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20237 u_accel.compressed_x[3]
.sym 20238 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20239 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20241 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20243 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20244 u_accel.compressed_x[3]
.sym 20245 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20247 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20249 u_accel.compressed_x[3]
.sym 20250 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20251 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20253 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20255 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20256 u_accel.compressed_x[3]
.sym 20257 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20259 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20261 u_accel.compressed_x[3]
.sym 20262 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20263 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20265 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20267 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20268 u_accel.compressed_x[3]
.sym 20269 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20271 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20273 u_accel.compressed_x[3]
.sym 20274 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20275 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20277 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20279 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20280 u_accel.compressed_x[3]
.sym 20281 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20285 u_accel.late_sum_y[1]
.sym 20286 u_accel.early_sum_x[2]
.sym 20287 u_accel.late_sum_y[7]
.sym 20288 u_accel.early_sum_y[8]
.sym 20289 u_accel.late_sum_y[3]
.sym 20290 u_accel.late_sum_y[5]
.sym 20291 u_accel.late_sum_y[2]
.sym 20292 u_accel.late_sum_y[0]
.sym 20302 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 20306 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 20308 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 20314 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20315 u_accel.late_sum_y[11]
.sym 20317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20319 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20321 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20326 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20327 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20329 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20330 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20334 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20335 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20336 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20337 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20338 u_accel.window_complete
.sym 20339 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20341 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20350 u_accel.compressed_x[3]
.sym 20351 u_accel.early_sum_x[2]
.sym 20357 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20358 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20360 u_accel.compressed_x[3]
.sym 20361 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20362 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20365 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20367 u_accel.compressed_x[3]
.sym 20368 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20371 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20373 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20374 u_accel.window_complete
.sym 20377 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20378 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20379 u_accel.window_complete
.sym 20383 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20384 u_accel.window_complete
.sym 20386 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20389 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20390 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20391 u_accel.window_complete
.sym 20396 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20397 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20398 u_accel.window_complete
.sym 20402 u_accel.early_sum_x[2]
.sym 20405 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20408 u_accel.u_motion_computer.diff_y[0]
.sym 20409 u_accel.u_motion_computer.diff_y[1]
.sym 20410 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20411 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20412 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20413 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20414 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20415 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20423 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20424 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20425 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20426 u_accel.window_complete
.sym 20427 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20428 u_accel.compressed_y[3]
.sym 20430 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20433 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20434 u_accel.early_sum_y[8]
.sym 20435 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20440 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20441 u_accel.u_motion_computer.diff_y[0]
.sym 20451 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20456 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20460 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20462 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20463 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20467 u_accel.early_sum_x[3]
.sym 20474 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20479 u_accel.early_sum_x[0]
.sym 20482 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20488 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20495 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20503 u_accel.early_sum_x[3]
.sym 20507 u_accel.early_sum_x[0]
.sym 20514 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20518 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20525 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20528 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20531 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20532 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20533 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20534 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20535 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20536 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20537 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20538 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20546 u_accel.late_sum_y[4]
.sym 20547 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20550 u_accel.compressed_x[0]
.sym 20552 u_accel.u_motion_computer.diff_y[1]
.sym 20555 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20556 u_accel.late_sum_y[16]
.sym 20557 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20559 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20560 $PACKER_VCC_NET
.sym 20561 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20564 u_accel.window_complete
.sym 20565 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20566 u_accel.early_sum_y[13]
.sym 20572 u_accel.early_sum_x[12]
.sym 20573 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20574 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20576 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20581 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20587 u_accel.early_sum_x[13]
.sym 20590 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20598 u_accel.early_sum_x[9]
.sym 20605 u_accel.early_sum_x[12]
.sym 20613 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20617 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20625 u_accel.early_sum_x[9]
.sym 20631 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20638 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20643 u_accel.early_sum_x[13]
.sym 20647 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20651 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20654 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20655 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 20656 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 20657 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 20660 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 20661 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 20666 u_accel.late_sum_y[10]
.sym 20673 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20675 u_accel.compressed_x[3]
.sym 20677 u_accel.late_sum_y[15]
.sym 20678 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20680 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20682 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20684 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20685 u_accel.u_motion_computer.diff_y[0]
.sym 20686 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20687 u_accel.late_sum_y[12]
.sym 20689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 20695 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20704 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20707 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20709 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20710 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20713 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20714 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20730 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20735 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20741 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20746 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20752 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20758 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20764 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20772 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20774 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20784 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 20796 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20798 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 20799 u_accel.late_sum_y[17]
.sym 20802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20804 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20824 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20826 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20827 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20828 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20829 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20831 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20832 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20834 u_accel.window_complete
.sym 20837 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20839 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20841 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20852 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20853 u_accel.window_complete
.sym 20854 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20857 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20858 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20860 u_accel.window_complete
.sym 20875 u_accel.window_complete
.sym 20877 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20878 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20887 u_accel.window_complete
.sym 20889 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20890 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20893 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20894 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20896 u_accel.window_complete
.sym 20897 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20911 u_accel.abs_delta_y[8]
.sym 20912 $PACKER_VCC_NET
.sym 20913 u_accel.early_sum_y[16]
.sym 20925 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20931 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20932 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20933 u_accel.u_motion_computer.diff_y[0]
.sym 20935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21029 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 21034 u_accel.abs_delta_y[13]
.sym 21035 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 21041 event_y[0]
.sym 21043 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 21047 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21048 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21049 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21050 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21051 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21054 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21055 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21158 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 21159 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 21164 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 21166 event_y[5]
.sym 21168 u_accel.u_input_fifo.wr_ptr[0]
.sym 21170 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21173 u_accel.u_motion_computer.diff_y[0]
.sym 21174 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21175 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21179 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21180 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21181 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21208 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21209 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21210 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21229 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21235 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21238 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21270 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21271 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21275 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21276 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21279 u_accel.abs_delta_y[17]
.sym 21280 u_accel.abs_delta_y[16]
.sym 21287 $PACKER_VCC_NET
.sym 21293 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21295 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21297 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21311 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21320 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21321 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21325 u_accel.u_motion_computer.diff_y[1]
.sym 21327 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21328 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21335 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21340 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21341 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21342 $nextpnr_ICESTORM_LC_29$O
.sym 21345 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21348 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21350 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21352 u_accel.u_motion_computer.diff_y[1]
.sym 21354 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21356 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21358 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21360 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21363 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21364 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21366 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21369 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21370 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21372 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21375 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21376 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21378 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21381 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21382 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21384 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21387 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21388 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21392 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21393 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21394 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21395 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21396 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21397 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21398 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21399 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21410 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 21412 u_accel.u_input_fifo.wr_ptr[0]
.sym 21416 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21417 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21418 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21419 u_accel.abs_delta_y[4]
.sym 21420 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21421 u_accel.u_motion_computer.diff_y[0]
.sym 21424 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21425 u_accel.abs_delta_y[2]
.sym 21426 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21427 u_accel.abs_delta_y[3]
.sym 21428 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21449 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21450 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21451 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21460 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21461 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21462 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21463 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21464 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21465 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21468 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21469 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21471 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21473 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21475 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21477 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21479 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21481 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21483 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21485 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21487 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21489 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21492 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21493 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21495 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21498 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21499 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21501 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21504 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21505 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21507 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21510 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21511 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21515 u_accel.delta_y[8]
.sym 21516 u_accel.delta_y[5]
.sym 21518 u_accel.delta_y[2]
.sym 21519 u_accel.delta_y[4]
.sym 21521 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21522 u_accel.delta_y[3]
.sym 21539 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21540 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21541 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21542 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21545 $PACKER_VCC_NET
.sym 21546 u_accel.abs_delta_y[15]
.sym 21547 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21548 u_accel.abs_delta_y[10]
.sym 21550 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21551 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21557 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21558 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 21561 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21565 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21567 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21569 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21571 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21576 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21577 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21578 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21590 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21592 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21597 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21598 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21602 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21603 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21604 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21607 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21608 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21610 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21613 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21614 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21615 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 21619 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21625 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21626 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21628 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21631 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21632 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21634 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21635 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21638 u_accel.delta_y[7]
.sym 21639 u_accel.delta_y[10]
.sym 21640 u_accel.delta_y[15]
.sym 21643 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21644 u_accel.delta_y[16]
.sym 21645 u_accel.delta_y[13]
.sym 21656 u_accel.abs_delta_y[2]
.sym 21658 u_accel.abs_delta_y[3]
.sym 21660 u_accel.abs_delta_y[5]
.sym 21662 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21665 u_accel.abs_delta_y[3]
.sym 21666 u_accel.u_motion_computer.diff_y[0]
.sym 21667 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21669 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21670 u_accel.abs_delta_y[16]
.sym 21671 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21672 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21673 u_accel.abs_delta_y[14]
.sym 21679 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21680 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 21682 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21683 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21685 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21691 u_accel.u_motion_computer.diff_y[0]
.sym 21692 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21693 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21698 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21699 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21700 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21701 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21707 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21710 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21712 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21714 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21715 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21719 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21720 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21721 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21724 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21725 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21726 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21730 u_accel.u_motion_computer.diff_y[0]
.sym 21736 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21737 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 21738 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21742 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21743 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21745 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21748 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21749 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21751 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21754 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21755 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21757 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21758 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21762 u_accel.delta_y[14]
.sym 21763 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 21764 u_accel.delta_y[12]
.sym 21765 u_accel.delta_y[9]
.sym 21766 u_accel.delta_y[6]
.sym 21767 u_accel.delta_y[11]
.sym 21768 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 21777 u_accel.abs_delta_y[15]
.sym 21779 u_accel.abs_delta_y[10]
.sym 21788 u_accel.abs_delta_y[0]
.sym 21790 u_accel.abs_delta_y[6]
.sym 21791 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21793 u_accel.abs_delta_y[1]
.sym 21795 u_accel.abs_delta_y[12]
.sym 21803 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21804 u_accel.abs_delta_y[10]
.sym 21805 u_accel.abs_delta_x[1]
.sym 21807 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21808 u_accel.abs_delta_x[3]
.sym 21809 u_accel.abs_delta_x[15]
.sym 21811 u_accel.abs_delta_y[15]
.sym 21812 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21814 u_accel.abs_delta_x[10]
.sym 21816 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 21817 u_accel.u_motion_computer.diff_y[1]
.sym 21818 u_accel.abs_delta_y[1]
.sym 21822 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21825 u_accel.abs_delta_y[3]
.sym 21826 u_accel.u_motion_computer.diff_y[0]
.sym 21827 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21828 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 21831 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21832 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21835 u_accel.u_motion_computer.diff_y[1]
.sym 21836 u_accel.u_motion_computer.diff_y[0]
.sym 21837 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21841 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21842 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21844 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21847 u_accel.abs_delta_y[10]
.sym 21848 u_accel.abs_delta_x[15]
.sym 21849 u_accel.abs_delta_y[15]
.sym 21850 u_accel.abs_delta_x[10]
.sym 21853 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21854 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21865 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21867 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21871 u_accel.abs_delta_x[3]
.sym 21872 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 21874 u_accel.abs_delta_y[3]
.sym 21877 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 21878 u_accel.abs_delta_y[1]
.sym 21879 u_accel.abs_delta_x[1]
.sym 21881 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21885 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 21886 u_accel.delta_y[17]
.sym 21888 u_accel.delta_y[1]
.sym 21890 u_accel.delta_y[0]
.sym 21891 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 21900 u_accel.abs_delta_y[12]
.sym 21910 event_valid
.sym 21911 u_accel.abs_delta_y[14]
.sym 21912 u_accel.abs_delta_y[4]
.sym 21915 event_valid_SB_DFFSR_Q_D[2]
.sym 21925 u_accel.abs_delta_x[6]
.sym 21928 u_accel.abs_delta_y[4]
.sym 21929 u_accel.abs_delta_x[4]
.sym 21930 u_accel.abs_delta_y[5]
.sym 21931 u_accel.abs_delta_x[5]
.sym 21933 u_accel.abs_delta_y[6]
.sym 21934 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21935 u_accel.abs_delta_y[7]
.sym 21937 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21938 u_accel.abs_delta_x[7]
.sym 21952 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 21958 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21959 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21960 u_accel.abs_delta_x[7]
.sym 21961 u_accel.abs_delta_y[7]
.sym 21970 u_accel.abs_delta_x[4]
.sym 21971 u_accel.abs_delta_y[4]
.sym 21972 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21973 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21982 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21983 u_accel.abs_delta_y[6]
.sym 21984 u_accel.abs_delta_x[6]
.sym 21985 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21994 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21995 u_accel.abs_delta_y[5]
.sym 21996 u_accel.abs_delta_x[5]
.sym 21997 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22004 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22009 gesture[1]
.sym 22011 gesture[0]
.sym 22014 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 22019 gesture_confidence[3]
.sym 22025 gesture_confidence[0]
.sym 22029 gesture_confidence[2]
.sym 22034 u_accel.accum_valid
.sym 22036 gesture_valid
.sym 22038 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 22042 soft_rst_SB_LUT4_I2_O[1]
.sym 22048 u_accel.abs_delta_y[3]
.sym 22053 u_accel.abs_delta_y[6]
.sym 22056 u_accel.abs_delta_y[5]
.sym 22058 u_accel.abs_delta_y[0]
.sym 22060 u_accel.abs_delta_y[2]
.sym 22063 u_accel.abs_delta_y[7]
.sym 22065 u_accel.abs_delta_y[1]
.sym 22072 u_accel.abs_delta_y[4]
.sym 22080 $nextpnr_ICESTORM_LC_23$O
.sym 22082 u_accel.abs_delta_y[0]
.sym 22086 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22089 u_accel.abs_delta_y[1]
.sym 22092 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22094 u_accel.abs_delta_y[2]
.sym 22098 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22100 u_accel.abs_delta_y[3]
.sym 22104 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22106 u_accel.abs_delta_y[4]
.sym 22110 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22113 u_accel.abs_delta_y[5]
.sym 22116 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22118 u_accel.abs_delta_y[6]
.sym 22122 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22124 u_accel.abs_delta_y[7]
.sym 22130 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 22132 u_accel.u_output_register.last_gesture[1]
.sym 22135 u_accel.u_output_register.last_gesture[0]
.sym 22136 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 22147 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 22151 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 22152 u_accel.class_gesture[0]
.sym 22157 soft_rst_SB_LUT4_I2_O[0]
.sym 22161 u_accel.class_gesture[0]
.sym 22162 gesture_valid
.sym 22166 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22171 u_accel.abs_delta_y[15]
.sym 22173 u_accel.abs_delta_y[10]
.sym 22175 $PACKER_VCC_NET
.sym 22176 $PACKER_VCC_NET
.sym 22177 u_accel.abs_delta_y[9]
.sym 22178 u_accel.abs_delta_y[11]
.sym 22181 u_accel.abs_delta_y[14]
.sym 22184 $PACKER_VCC_NET
.sym 22186 u_accel.abs_delta_y[12]
.sym 22190 u_accel.abs_delta_y[8]
.sym 22191 u_accel.abs_delta_y[13]
.sym 22203 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22205 u_accel.abs_delta_y[8]
.sym 22206 $PACKER_VCC_NET
.sym 22209 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22211 u_accel.abs_delta_y[9]
.sym 22212 $PACKER_VCC_NET
.sym 22215 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22217 $PACKER_VCC_NET
.sym 22218 u_accel.abs_delta_y[10]
.sym 22221 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22223 $PACKER_VCC_NET
.sym 22224 u_accel.abs_delta_y[11]
.sym 22227 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22229 $PACKER_VCC_NET
.sym 22230 u_accel.abs_delta_y[12]
.sym 22233 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22235 u_accel.abs_delta_y[13]
.sym 22236 $PACKER_VCC_NET
.sym 22239 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22241 u_accel.abs_delta_y[14]
.sym 22242 $PACKER_VCC_NET
.sym 22245 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22247 u_accel.abs_delta_y[15]
.sym 22248 $PACKER_VCC_NET
.sym 22254 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 22255 gesture_valid
.sym 22258 soft_rst_SB_LUT4_I2_O[1]
.sym 22260 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 22265 u_accel.class_gesture[1]
.sym 22272 event_valid_SB_DFFSR_Q_D[2]
.sym 22280 led_gesture_valid$SB_IO_OUT
.sym 22289 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22295 $PACKER_VCC_NET
.sym 22303 $PACKER_VCC_NET
.sym 22314 u_accel.u_motion_computer.stage1_valid
.sym 22316 u_accel.abs_delta_y[17]
.sym 22317 u_accel.abs_delta_y[16]
.sym 22324 u_accel.motion_valid
.sym 22326 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI
.sym 22328 u_accel.abs_delta_y[16]
.sym 22329 $PACKER_VCC_NET
.sym 22332 $nextpnr_ICESTORM_LC_24$I3
.sym 22334 u_accel.abs_delta_y[17]
.sym 22335 $PACKER_VCC_NET
.sym 22342 $nextpnr_ICESTORM_LC_24$I3
.sym 22365 u_accel.u_motion_computer.stage1_valid
.sym 22371 u_accel.motion_valid
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22375 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22380 u_accel.u_motion_computer.stage1_valid
.sym 22391 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 22397 event_valid
.sym 22406 u_accel.class_pass
.sym 22502 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 22534 u_accel.accum_valid
.sym 22667 led_heartbeat$SB_IO_OUT
.sym 22691 led_heartbeat$SB_IO_OUT
.sym 22876 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 23019 u_accel.u_motion_computer.diff_y[1]
.sym 23657 u_accel.window_complete
.sym 23761 $PACKER_VCC_NET
.sym 23762 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 23804 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 23805 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 23806 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 23808 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 23814 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 23815 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 23816 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 23817 u_accel.window_complete
.sym 23818 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 23828 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 23829 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 23830 u_accel.window_complete
.sym 23840 u_accel.window_complete
.sym 23841 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 23842 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 23857 u_accel.window_complete
.sym 23859 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 23860 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 23864 u_accel.window_complete
.sym 23865 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 23866 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 23867 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 23880 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 23881 u_accel.u_motion_computer.diff_y[0]
.sym 23890 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 23905 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 23916 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 23918 u_accel.early_sum_y[1]
.sym 23919 u_accel.early_sum_y[5]
.sym 23920 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 23921 u_accel.early_sum_x[5]
.sym 23922 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 23926 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 23928 u_accel.early_sum_y[6]
.sym 23932 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 23946 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 23952 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 23957 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 23962 u_accel.early_sum_y[1]
.sym 23969 u_accel.early_sum_x[5]
.sym 23976 u_accel.early_sum_y[6]
.sym 23981 u_accel.early_sum_y[5]
.sym 23987 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 23990 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24008 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24012 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 24014 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 24016 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 24019 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24027 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 24036 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 24038 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 24041 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 24042 u_accel.early_sum_y[0]
.sym 24045 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24048 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 24049 u_accel.early_sum_y[2]
.sym 24063 u_accel.early_sum_y[7]
.sym 24064 u_accel.early_sum_y[3]
.sym 24069 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 24075 u_accel.early_sum_y[0]
.sym 24079 u_accel.early_sum_y[2]
.sym 24085 u_accel.early_sum_y[3]
.sym 24093 u_accel.early_sum_y[7]
.sym 24100 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 24106 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 24109 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 24113 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24126 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24127 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24137 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 24141 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 24143 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 24145 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 24157 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 24158 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24160 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24163 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24165 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24168 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24171 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24172 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24175 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24193 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24199 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24203 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24209 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 24214 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24221 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24227 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24234 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24236 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24249 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24250 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24251 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 24252 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24254 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24256 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24260 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24261 u_accel.window_complete
.sym 24273 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 24274 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 24280 u_accel.late_sum_y[1]
.sym 24282 u_accel.late_sum_y[6]
.sym 24283 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 24284 u_accel.late_sum_y[3]
.sym 24285 u_accel.late_sum_y[5]
.sym 24286 u_accel.late_sum_y[2]
.sym 24287 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 24289 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 24290 u_accel.late_sum_y[7]
.sym 24293 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 24294 u_accel.late_sum_y[4]
.sym 24295 u_accel.late_sum_y[0]
.sym 24297 $PACKER_VCC_NET
.sym 24299 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 24301 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 24303 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 24305 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 24312 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 24314 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 24315 u_accel.late_sum_y[0]
.sym 24316 $PACKER_VCC_NET
.sym 24318 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 24320 u_accel.late_sum_y[1]
.sym 24321 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 24322 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 24324 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 24326 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 24327 u_accel.late_sum_y[2]
.sym 24328 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 24330 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 24332 u_accel.late_sum_y[3]
.sym 24333 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 24334 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 24336 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 24338 u_accel.late_sum_y[4]
.sym 24339 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 24340 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 24342 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 24344 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 24345 u_accel.late_sum_y[5]
.sym 24346 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 24348 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 24350 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 24351 u_accel.late_sum_y[6]
.sym 24352 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 24354 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24356 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 24357 u_accel.late_sum_y[7]
.sym 24358 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 24359 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24361 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24372 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24374 u_accel.u_motion_computer.diff_y[0]
.sym 24376 u_accel.late_sum_y[6]
.sym 24378 u_accel.late_sum_y[12]
.sym 24381 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 24388 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24391 u_accel.early_sum_y[9]
.sym 24395 u_accel.early_sum_y[14]
.sym 24398 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24403 u_accel.late_sum_y[13]
.sym 24404 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 24405 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 24408 u_accel.late_sum_y[10]
.sym 24409 u_accel.late_sum_y[14]
.sym 24410 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 24413 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 24414 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 24415 u_accel.late_sum_y[15]
.sym 24417 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 24418 u_accel.late_sum_y[11]
.sym 24425 u_accel.late_sum_y[9]
.sym 24431 u_accel.late_sum_y[8]
.sym 24432 u_accel.late_sum_y[12]
.sym 24433 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 24434 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 24435 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 24437 u_accel.late_sum_y[8]
.sym 24438 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 24439 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24441 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 24443 u_accel.late_sum_y[9]
.sym 24444 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 24445 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 24447 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 24449 u_accel.late_sum_y[10]
.sym 24450 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 24451 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 24453 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 24455 u_accel.late_sum_y[11]
.sym 24456 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 24457 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 24459 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 24461 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 24462 u_accel.late_sum_y[12]
.sym 24463 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 24465 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 24467 u_accel.late_sum_y[13]
.sym 24468 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 24469 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 24471 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 24473 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 24474 u_accel.late_sum_y[14]
.sym 24475 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 24477 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24479 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 24480 u_accel.late_sum_y[15]
.sym 24481 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 24482 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24495 u_accel.u_motion_computer.diff_y[1]
.sym 24499 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 24500 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24501 u_accel.late_sum_y[11]
.sym 24505 u_accel.late_sum_y[14]
.sym 24507 u_accel.late_sum_y[13]
.sym 24508 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 24511 u_accel.early_sum_y[17]
.sym 24521 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24529 u_accel.early_sum_y[8]
.sym 24531 u_accel.late_sum_y[17]
.sym 24533 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 24537 u_accel.early_sum_y[17]
.sym 24539 u_accel.late_sum_y[16]
.sym 24541 u_accel.early_sum_y[13]
.sym 24551 u_accel.early_sum_y[9]
.sym 24555 u_accel.early_sum_y[14]
.sym 24558 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 24560 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 24561 u_accel.late_sum_y[16]
.sym 24562 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24566 u_accel.early_sum_y[17]
.sym 24567 u_accel.late_sum_y[17]
.sym 24568 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 24571 u_accel.early_sum_y[14]
.sym 24579 u_accel.early_sum_y[8]
.sym 24597 u_accel.early_sum_y[13]
.sym 24602 u_accel.early_sum_y[9]
.sym 24605 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24620 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24661 u_accel.early_sum_y[16]
.sym 24726 u_accel.early_sum_y[16]
.sym 24731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 24733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 24736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 24737 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24738 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24743 u_accel.late_sum_y[16]
.sym 24745 u_accel.early_sum_y[13]
.sym 24755 event_x[2]
.sym 24756 event_x[5]
.sym 24757 event_x[4]
.sym 24760 event_x[0]
.sym 24764 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24855 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24856 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24857 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24858 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 24859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 24860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24867 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24868 event_x[1]
.sym 24870 event_y[6]
.sym 24871 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24875 event_x[3]
.sym 24877 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24885 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24888 event_y[8]
.sym 24917 event_x[4]
.sym 24964 event_x[4]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24984 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 24990 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24992 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24994 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 25103 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 25107 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 25147 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25150 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25154 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25160 u_accel.u_motion_computer.diff_y[0]
.sym 25181 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25189 u_accel.u_motion_computer.diff_y[0]
.sym 25210 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25219 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25236 $PACKER_VCC_NET
.sym 25243 event_x[6]
.sym 25268 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25269 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25272 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25274 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25275 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25285 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25289 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25291 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25300 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25303 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25312 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25318 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25323 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25329 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25333 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25342 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25378 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25388 u_accel.delta_y[5]
.sym 25391 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25394 u_accel.delta_y[3]
.sym 25398 u_accel.delta_y[2]
.sym 25401 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25407 u_accel.delta_y[4]
.sym 25411 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25414 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25416 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25423 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25429 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25439 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25445 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25456 u_accel.delta_y[4]
.sym 25457 u_accel.delta_y[5]
.sym 25458 u_accel.delta_y[2]
.sym 25459 u_accel.delta_y[3]
.sym 25465 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25466 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25502 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25511 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25517 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 25518 u_accel.delta_y[8]
.sym 25519 u_accel.delta_y[10]
.sym 25522 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25525 u_accel.delta_y[13]
.sym 25529 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25534 u_accel.delta_y[7]
.sym 25538 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25546 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 25551 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25558 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25573 u_accel.delta_y[8]
.sym 25574 u_accel.delta_y[13]
.sym 25575 u_accel.delta_y[7]
.sym 25576 u_accel.delta_y[10]
.sym 25580 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25585 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25589 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25609 event_valid
.sym 25612 event_valid_SB_DFFSR_Q_D[2]
.sym 25613 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 25634 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25635 u_accel.delta_y[15]
.sym 25636 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25638 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25642 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25644 u_accel.delta_y[12]
.sym 25647 u_accel.delta_y[16]
.sym 25648 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 25650 u_accel.delta_y[14]
.sym 25654 u_accel.delta_y[6]
.sym 25655 u_accel.delta_y[11]
.sym 25659 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25661 u_accel.delta_y[9]
.sym 25672 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25678 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 25679 u_accel.delta_y[14]
.sym 25680 u_accel.delta_y[15]
.sym 25681 u_accel.delta_y[16]
.sym 25687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25691 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25698 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25705 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25708 u_accel.delta_y[9]
.sym 25709 u_accel.delta_y[12]
.sym 25710 u_accel.delta_y[6]
.sym 25711 u_accel.delta_y[11]
.sym 25712 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25737 u_accel.accum_valid
.sym 25738 gesture_valid
.sym 25741 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 25757 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25758 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 25760 u_accel.delta_y[1]
.sym 25765 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 25766 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 25769 u_accel.u_motion_computer.diff_y[0]
.sym 25770 u_accel.delta_y[0]
.sym 25772 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25774 u_accel.u_motion_computer.diff_y[1]
.sym 25782 u_accel.delta_y[17]
.sym 25795 u_accel.delta_y[0]
.sym 25796 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25797 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 25798 u_accel.delta_y[1]
.sym 25802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25815 u_accel.u_motion_computer.diff_y[1]
.sym 25827 u_accel.u_motion_computer.diff_y[0]
.sym 25831 u_accel.delta_y[17]
.sym 25832 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 25834 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 25835 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25856 tx_state[7]
.sym 25866 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 25867 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 25881 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 25890 event_valid_SB_DFFSR_Q_D[2]
.sym 25892 u_accel.class_gesture[0]
.sym 25897 u_accel.class_gesture[1]
.sym 25902 soft_rst_SB_LUT4_I2_O[0]
.sym 25905 soft_rst_SB_LUT4_I2_O[1]
.sym 25926 u_accel.class_gesture[1]
.sym 25938 u_accel.class_gesture[0]
.sym 25954 soft_rst_SB_LUT4_I2_O[1]
.sym 25956 soft_rst_SB_LUT4_I2_O[0]
.sym 25957 event_valid_SB_DFFSR_Q_D[2]
.sym 25958 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25983 gesture[0]
.sym 25986 gesture[1]
.sym 25992 event_valid_SB_DFFSR_Q_D[2]
.sym 26002 event_valid_SB_DFFSR_Q_D[2]
.sym 26013 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 26015 u_accel.class_gesture[1]
.sym 26020 u_accel.class_pass
.sym 26025 soft_rst_SB_LUT4_I2_O[0]
.sym 26026 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 26028 u_accel.u_output_register.last_gesture[1]
.sym 26031 u_accel.u_output_register.last_gesture[0]
.sym 26032 u_accel.class_gesture[0]
.sym 26035 u_accel.u_output_register.last_gesture[0]
.sym 26036 u_accel.u_output_register.last_gesture[1]
.sym 26037 u_accel.class_gesture[1]
.sym 26038 u_accel.class_gesture[0]
.sym 26049 u_accel.class_gesture[1]
.sym 26065 u_accel.class_gesture[0]
.sym 26071 event_valid_SB_DFFSR_Q_D[2]
.sym 26072 soft_rst_SB_LUT4_I2_O[0]
.sym 26073 u_accel.class_pass
.sym 26074 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 26081 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26112 event_valid_SB_DFFSR_Q_D[2]
.sym 26133 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 26138 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 26139 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 26140 soft_rst_SB_LUT4_I2_O[0]
.sym 26142 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 26143 u_accel.class_pass
.sym 26152 event_valid_SB_DFFSR_Q_D[2]
.sym 26165 u_accel.class_pass
.sym 26166 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 26171 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 26188 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 26190 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 26201 soft_rst_SB_LUT4_I2_O[0]
.sym 26202 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 26203 event_valid_SB_DFFSR_Q_D[2]
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 26221 soft_rst_SB_LUT4_I2_O[1]
.sym 26222 event_valid
.sym 26223 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 26225 gesture_valid
.sym 26227 event_valid
.sym 26236 led_activity$SB_IO_OUT
.sym 26271 u_accel.accum_valid
.sym 26306 u_accel.accum_valid
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26329 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26375 u_accel.u_motion_computer.stage1_valid
.sym 26384 event_valid_SB_DFFSR_Q_D[2]
.sym 26423 event_valid_SB_DFFSR_Q_D[2]
.sym 26425 u_accel.u_motion_computer.stage1_valid
.sym 26489 led_gesture_valid$SB_IO_OUT
.sym 26498 led_gesture_valid$SB_IO_OUT
.sym 26507 led_gesture_valid$SB_IO_OUT
.sym 26527 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 26547 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 26673 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 27429 u_accel.window_complete
.sym 27481 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 27482 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 27483 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 27484 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 27485 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 27486 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 27487 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 27488 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 27532 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 27541 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 27583 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 27584 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 27585 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 27586 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 27587 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 27588 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 27589 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 27590 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 27635 u_accel.window_complete
.sym 27644 u_accel.compressed_x[0]
.sym 27645 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 27685 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 27686 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27687 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 27688 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 27689 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 27690 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 27691 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 27692 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 27739 u_accel.compressed_x[1]
.sym 27741 u_accel.compressed_x[2]
.sym 27744 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 27748 u_accel.compressed_x[3]
.sym 27749 u_accel.late_sum_y[8]
.sym 27787 u_accel.late_sum_y[15]
.sym 27788 u_accel.late_sum_y[6]
.sym 27789 u_accel.early_sum_y[17]
.sym 27790 u_accel.late_sum_y[8]
.sym 27791 u_accel.early_sum_y[10]
.sym 27792 u_accel.late_sum_y[12]
.sym 27793 u_accel.late_sum_y[10]
.sym 27794 u_accel.late_sum_y[4]
.sym 27839 u_accel.window_complete
.sym 27841 $PACKER_VCC_NET
.sym 27842 $PACKER_VCC_NET
.sym 27846 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 27847 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 27848 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 27850 u_accel.compressed_x[3]
.sym 27852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 27889 u_accel.late_sum_y[13]
.sym 27890 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 27891 u_accel.late_sum_y[17]
.sym 27892 u_accel.late_sum_y[9]
.sym 27893 u_accel.early_sum_y[12]
.sym 27894 u_accel.late_sum_y[11]
.sym 27895 u_accel.early_sum_y[15]
.sym 27896 u_accel.late_sum_y[14]
.sym 27936 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 27940 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 27942 u_accel.early_sum_y[17]
.sym 27944 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 27948 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 27954 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 27991 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 27992 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 27993 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 27994 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 27996 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 27998 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 28045 event_y[4]
.sym 28050 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28052 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 28056 u_accel.compressed_x[0]
.sym 28093 u_accel.early_sum_y[11]
.sym 28094 u_accel.early_sum_y[13]
.sym 28095 u_accel.early_sum_y[16]
.sym 28096 u_accel.early_sum_y[9]
.sym 28097 u_accel.late_sum_y[16]
.sym 28100 u_accel.early_sum_y[14]
.sym 28138 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 28142 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 28147 u_accel.compressed_x[1]
.sym 28148 u_accel.compressed_x[3]
.sym 28149 u_accel.compressed_x[2]
.sym 28151 event_y[1]
.sym 28154 event_y[2]
.sym 28156 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28195 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28200 u_accel.compressed_x[0]
.sym 28201 u_accel.compressed_x[1]
.sym 28202 u_accel.compressed_x[2]
.sym 28240 u_accel.early_sum_y[9]
.sym 28242 u_accel.early_sum_y[14]
.sym 28246 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28249 $PACKER_VCC_NET
.sym 28250 $PACKER_VCC_NET
.sym 28251 $PACKER_VCC_NET
.sym 28253 u_accel.compressed_x[3]
.sym 28254 $PACKER_VCC_NET
.sym 28255 $PACKER_VCC_NET
.sym 28257 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28258 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28260 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 28269 $PACKER_VCC_NET
.sym 28272 event_x[1]
.sym 28274 event_y[4]
.sym 28275 event_x[3]
.sym 28276 $PACKER_VCC_NET
.sym 28277 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28280 event_y[6]
.sym 28281 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28282 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28285 event_y[0]
.sym 28287 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28288 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28289 event_x[5]
.sym 28292 event_y[2]
.sym 28294 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28295 event_y[8]
.sym 28297 u_accel.compressed_x[3]
.sym 28298 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 28299 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 28300 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 28301 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28302 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28303 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 28304 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 28305 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28306 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28307 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28308 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28309 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28310 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28311 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28312 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28313 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28314 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28316 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28317 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 event_y[4]
.sym 28328 event_x[3]
.sym 28329 event_y[2]
.sym 28330 event_x[1]
.sym 28331 event_y[6]
.sym 28332 event_x[5]
.sym 28333 event_y[0]
.sym 28334 event_y[8]
.sym 28341 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 28343 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 28347 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 28351 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 28352 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 28353 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28354 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28358 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 28359 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 28360 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 28362 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28368 event_x[0]
.sym 28369 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28372 event_y[7]
.sym 28373 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 28377 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28378 event_y[3]
.sym 28379 event_x[2]
.sym 28380 event_y[1]
.sym 28381 event_x[4]
.sym 28382 event_polarity
.sym 28383 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28385 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28387 $PACKER_VCC_NET
.sym 28389 event_y[5]
.sym 28391 u_accel.u_input_fifo.wr_ptr[0]
.sym 28395 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28399 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 28400 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 28401 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 28402 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 28403 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 28404 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 28405 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 28406 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28407 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28408 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28409 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28410 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28411 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28412 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28413 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28414 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28415 u_accel.u_input_fifo.wr_ptr[0]
.sym 28416 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 28418 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28419 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28428 event_polarity
.sym 28429 event_y[7]
.sym 28430 event_y[3]
.sym 28431 event_x[2]
.sym 28432 event_y[1]
.sym 28433 event_x[0]
.sym 28434 event_y[5]
.sym 28435 event_x[4]
.sym 28436 $PACKER_VCC_NET
.sym 28445 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 28446 event_y[3]
.sym 28447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 28448 event_y[7]
.sym 28450 event_polarity
.sym 28451 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 28459 event_valid_SB_DFFSR_Q_D[1]
.sym 28460 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 28462 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28472 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28477 $PACKER_VCC_NET
.sym 28480 $PACKER_VCC_NET
.sym 28482 event_x[7]
.sym 28484 $PACKER_VCC_NET
.sym 28485 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28486 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28489 $PACKER_VCC_NET
.sym 28494 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28498 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 28502 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28503 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 28504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 28505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 28506 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28507 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28508 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 28509 $PACKER_VCC_NET
.sym 28510 $PACKER_VCC_NET
.sym 28511 $PACKER_VCC_NET
.sym 28512 $PACKER_VCC_NET
.sym 28513 $PACKER_VCC_NET
.sym 28514 $PACKER_VCC_NET
.sym 28515 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28516 $PACKER_VCC_NET
.sym 28517 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28518 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28520 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28521 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28537 event_x[7]
.sym 28544 event_x[2]
.sym 28546 event_x[0]
.sym 28547 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 28548 event_x[4]
.sym 28550 event_x[7]
.sym 28552 event_x[5]
.sym 28560 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 28563 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28564 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28565 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28571 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28575 $PACKER_VCC_NET
.sym 28582 event_x[6]
.sym 28583 $PACKER_VCC_NET
.sym 28584 event_x[8]
.sym 28588 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28589 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28591 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 28596 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28601 u_accel.u_input_fifo.wr_ptr[0]
.sym 28606 u_accel.u_input_fifo.rd_addr[0]
.sym 28607 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28610 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28611 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28612 $PACKER_VCC_NET
.sym 28613 $PACKER_VCC_NET
.sym 28614 $PACKER_VCC_NET
.sym 28615 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28616 $PACKER_VCC_NET
.sym 28617 $PACKER_VCC_NET
.sym 28618 $PACKER_VCC_NET
.sym 28619 u_accel.u_input_fifo.wr_ptr[0]
.sym 28620 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 28622 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 28623 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28632 event_x[6]
.sym 28636 event_x[8]
.sym 28640 $PACKER_VCC_NET
.sym 28648 event_y[8]
.sym 28652 event_x[8]
.sym 28656 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 28657 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28658 event_x[7]
.sym 28662 event_valid_SB_DFFSR_Q_D[2]
.sym 28666 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28706 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 28707 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 28708 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 28709 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 28710 u_accel.u_input_fifo.rd_addr[1]
.sym 28711 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 28712 u_accel.u_input_fifo.rd_addr[2]
.sym 28751 u_accel.compressed_valid
.sym 28809 u_accel.u_input_fifo.rd_addr[3]
.sym 28811 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28860 pkt_x_SB_DFFESR_Q_E
.sym 28866 event_valid_SB_DFFSR_Q_D[1]
.sym 28916 debug_event_count[0]
.sym 28963 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 29011 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 29013 event_valid_SB_DFFSR_Q_D[1]
.sym 29014 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 29015 u_accel.u_input_fifo.count[0]
.sym 29017 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 29058 debug_event_count[0]
.sym 29074 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 29115 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 29116 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29117 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 29118 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29119 u_accel.u_input_fifo.count[1]
.sym 29120 u_accel.u_input_fifo.count[3]
.sym 29156 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 29157 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 29162 gesture[1]
.sym 29163 event_valid_SB_DFFSR_Q_D[2]
.sym 29171 u_accel.u_input_fifo.count[0]
.sym 29217 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 29218 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 29219 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29222 u_accel.u_input_fifo.count[2]
.sym 29260 event_valid_SB_DFFSR_Q_D[2]
.sym 29275 event_valid_SB_DFFSR_Q_D[2]
.sym 29317 u_accel.u_output_register.match_count[1]
.sym 29319 u_accel.u_output_register.match_count[2]
.sym 29320 u_accel.u_output_register.state_SB_DFFESR_Q_E
.sym 29321 u_accel.u_output_register.match_count[0]
.sym 29322 debug_state[0]
.sym 29323 debug_state[1]
.sym 29324 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 29463 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 29465 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29475 u_accel.class_pass
.sym 29697 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29698 led_activity$SB_IO_OUT
.sym 29710 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29711 led_activity$SB_IO_OUT
.sym 30808 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 30810 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 30812 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 30902 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 30903 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 30904 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 30905 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 30906 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 30907 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 30921 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 30925 u_accel.compressed_y[1]
.sym 30926 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 30927 u_accel.compressed_y[3]
.sym 30931 $PACKER_VCC_NET
.sym 30932 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 30934 u_accel.compressed_y[3]
.sym 30936 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 30945 u_accel.compressed_y[3]
.sym 30951 u_accel.compressed_y[1]
.sym 30958 u_accel.compressed_y[3]
.sym 30959 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 30960 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 30961 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 30962 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 30963 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 30964 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 30966 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 30969 u_accel.compressed_y[2]
.sym 30971 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 30973 u_accel.compressed_y[0]
.sym 30974 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30976 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 30977 u_accel.compressed_y[0]
.sym 30980 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30982 u_accel.compressed_y[1]
.sym 30983 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 30984 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30986 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30988 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 30989 u_accel.compressed_y[2]
.sym 30990 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30992 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30994 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 30995 u_accel.compressed_y[3]
.sym 30996 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30998 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31000 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 31001 u_accel.compressed_y[3]
.sym 31002 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31004 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31006 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 31007 u_accel.compressed_y[3]
.sym 31008 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31010 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31012 u_accel.compressed_y[3]
.sym 31013 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 31014 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31016 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31018 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 31019 u_accel.compressed_y[3]
.sym 31020 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31024 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 31029 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 31030 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 31040 $PACKER_VCC_NET
.sym 31048 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31050 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 31055 u_accel.compressed_y[2]
.sym 31059 u_accel.compressed_y[0]
.sym 31060 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31066 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 31068 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 31070 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 31075 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 31077 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 31079 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 31082 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 31084 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 31094 u_accel.compressed_y[3]
.sym 31097 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31099 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 31100 u_accel.compressed_y[3]
.sym 31101 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31103 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31105 u_accel.compressed_y[3]
.sym 31106 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 31107 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31109 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31111 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 31112 u_accel.compressed_y[3]
.sym 31113 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31115 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31117 u_accel.compressed_y[3]
.sym 31118 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 31119 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31121 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31123 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 31124 u_accel.compressed_y[3]
.sym 31125 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31127 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31129 u_accel.compressed_y[3]
.sym 31130 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 31131 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31133 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31135 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 31136 u_accel.compressed_y[3]
.sym 31137 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31139 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31141 u_accel.compressed_y[3]
.sym 31142 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 31143 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31147 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 31148 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 31149 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 31150 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 31151 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31152 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 31153 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31154 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 31159 $PACKER_VCC_NET
.sym 31161 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 31167 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 31168 $PACKER_VCC_NET
.sym 31170 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 31172 u_accel.late_sum_y[10]
.sym 31174 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31176 u_accel.late_sum_y[15]
.sym 31183 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31190 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31192 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 31193 u_accel.window_complete
.sym 31194 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 31195 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 31196 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 31198 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 31199 u_accel.compressed_y[3]
.sym 31204 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31205 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31206 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31207 u_accel.compressed_y[3]
.sym 31210 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 31211 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 31216 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31218 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31219 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31220 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31222 u_accel.compressed_y[3]
.sym 31223 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 31224 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31227 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 31228 u_accel.compressed_y[3]
.sym 31230 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31234 u_accel.window_complete
.sym 31235 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 31236 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31239 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 31240 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31241 u_accel.window_complete
.sym 31245 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31246 u_accel.window_complete
.sym 31248 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 31251 u_accel.window_complete
.sym 31252 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 31253 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31258 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 31259 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31260 u_accel.window_complete
.sym 31263 u_accel.window_complete
.sym 31264 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31265 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31267 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31270 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31271 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31272 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31273 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31274 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31275 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31276 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31277 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31282 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 31288 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 31296 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 31297 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31303 u_accel.late_sum_y[17]
.sym 31304 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 31305 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31313 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31315 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31317 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31322 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 31326 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 31327 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31337 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31339 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31342 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31346 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31351 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 31358 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 31363 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31370 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 31376 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31383 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 31389 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 31390 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31393 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31394 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31399 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 31416 u_rx.rx_data_SB_DFFESR_Q_E
.sym 31417 u_accel.compressed_y[1]
.sym 31418 u_accel.compressed_y[3]
.sym 31419 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31420 u_accel.window_complete
.sym 31423 $PACKER_VCC_NET
.sym 31426 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31438 u_accel.early_sum_y[10]
.sym 31443 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31444 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 31445 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31446 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 31447 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31448 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31461 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31467 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31474 u_accel.early_sum_y[10]
.sym 31479 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31486 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31492 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 31500 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31506 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 31509 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31513 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31516 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31521 u_accel.compressed_y[0]
.sym 31522 u_accel.compressed_y[1]
.sym 31523 u_accel.compressed_y[2]
.sym 31536 u_accel.late_sum_y[9]
.sym 31543 u_accel.compressed_y[0]
.sym 31547 u_accel.compressed_y[2]
.sym 31550 u_accel.compressed_x[0]
.sym 31557 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31559 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 31562 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 31563 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 31565 u_accel.early_sum_y[11]
.sym 31567 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31571 u_accel.early_sum_y[15]
.sym 31572 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 31575 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31579 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31580 u_accel.window_complete
.sym 31591 u_accel.early_sum_y[15]
.sym 31596 u_accel.window_complete
.sym 31597 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31598 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 31602 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 31604 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 31605 u_accel.window_complete
.sym 31610 u_accel.early_sum_y[11]
.sym 31620 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 31621 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 31622 u_accel.window_complete
.sym 31632 u_accel.window_complete
.sym 31633 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 31635 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31636 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31638 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31639 u_accel.compressed_y[3]
.sym 31640 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31641 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31642 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31643 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31644 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31645 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31646 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31660 $PACKER_VCC_NET
.sym 31663 u_accel.compressed_x[3]
.sym 31664 event_y[1]
.sym 31665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 31670 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31674 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31681 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 31682 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31684 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 31685 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 31687 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 31690 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 31696 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31716 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 31721 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 31726 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 31731 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 31739 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 31758 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 31759 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31762 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31763 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31764 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 31765 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31766 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 31767 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 31768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 31769 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 31772 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 31788 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31792 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31796 $PACKER_VCC_NET
.sym 31803 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31804 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31806 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31807 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31808 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31809 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31810 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31812 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31814 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31818 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31821 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31822 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31823 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31825 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31826 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31827 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31829 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31830 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31831 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31832 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31833 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31835 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31836 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31837 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31838 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31839 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31841 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31843 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31844 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31847 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31849 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31850 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31853 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31855 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31856 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31859 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31861 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31862 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31865 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31866 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31867 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31868 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31869 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31871 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31872 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31873 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31874 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31875 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31877 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31878 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31879 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31880 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31881 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31882 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31884 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31885 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31886 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 31887 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31888 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31889 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 31890 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31891 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31892 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31898 event_y[4]
.sym 31904 pkt_y_SB_DFFESR_Q_8_E
.sym 31905 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 31909 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31911 $PACKER_VCC_NET
.sym 31913 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31921 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31926 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31930 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31931 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31934 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 31935 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31942 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31944 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31945 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31946 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 31948 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31949 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31950 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31951 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31952 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31953 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31954 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31955 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31958 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31959 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31960 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31961 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31962 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31965 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31966 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31968 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31971 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31973 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 31974 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 31977 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31978 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31979 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31980 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31983 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31984 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31985 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31986 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31989 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31990 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31991 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31992 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31995 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31996 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31997 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31998 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32001 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 32002 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 32003 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32004 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32005 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32007 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32008 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 32009 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 32010 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 32011 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 32012 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32013 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 32014 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 32015 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 32021 event_y[2]
.sym 32027 event_y[1]
.sym 32036 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 32037 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32039 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32043 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32049 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32051 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32052 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32053 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32061 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32068 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 32069 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32072 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 32073 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 32077 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32082 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32083 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32085 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32088 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32089 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32090 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32094 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32095 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 32096 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32097 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32100 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32101 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32102 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32103 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32107 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 32108 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32109 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 32112 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32113 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32114 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32118 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32119 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32121 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32124 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 32125 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 32126 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32127 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 32138 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 32143 event_x[7]
.sym 32156 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32160 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 32162 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32164 u_accel.u_input_fifo.wr_ptr[0]
.sym 32166 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32172 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32175 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 32179 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 32181 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32182 event_valid_SB_DFFSR_Q_D[1]
.sym 32183 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32184 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 32186 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32187 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 32188 u_accel.u_input_fifo.wr_ptr[0]
.sym 32193 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 32194 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 32195 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 32197 event_valid_SB_DFFSR_Q_D[2]
.sym 32199 event_valid
.sym 32200 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32201 event_x[7]
.sym 32203 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 32205 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 32206 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 32207 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 32208 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32212 event_valid_SB_DFFSR_Q_D[2]
.sym 32213 event_valid_SB_DFFSR_Q_D[1]
.sym 32214 event_valid
.sym 32218 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 32219 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 32223 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 32224 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32225 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 32229 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 32230 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 32231 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32236 event_valid
.sym 32237 event_valid_SB_DFFSR_Q_D[1]
.sym 32238 event_valid_SB_DFFSR_Q_D[2]
.sym 32241 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32242 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 32243 u_accel.u_input_fifo.wr_ptr[0]
.sym 32250 event_x[7]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32259 u_accel.compressed_valid
.sym 32281 u_accel.compressed_valid
.sym 32285 event_valid
.sym 32289 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32296 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32301 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 32306 u_accel.u_input_fifo.rd_addr[0]
.sym 32307 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 32313 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32320 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 32321 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 32323 event_valid_SB_DFFSR_Q_D[2]
.sym 32349 u_accel.u_input_fifo.rd_addr[0]
.sym 32352 u_accel.u_input_fifo.rd_addr[0]
.sym 32353 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32355 event_valid_SB_DFFSR_Q_D[2]
.sym 32370 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 32371 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 32372 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 32373 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 32374 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32378 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 32379 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 32380 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32381 u_accel.u_input_fifo.wr_ptr[0]
.sym 32382 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32384 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 32400 pkt_y_SB_DFFESR_Q_E
.sym 32402 u_accel.u_input_fifo.wr_ptr[0]
.sym 32408 $PACKER_VCC_NET
.sym 32410 event_valid_SB_DFFSR_Q_D[1]
.sym 32411 event_valid
.sym 32412 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 32420 u_accel.u_input_fifo.rd_addr[3]
.sym 32427 event_valid_SB_DFFSR_Q_D[2]
.sym 32429 u_accel.u_input_fifo.rd_addr[0]
.sym 32431 u_accel.u_input_fifo.rd_addr[1]
.sym 32432 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32435 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32436 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32439 u_accel.u_input_fifo.rd_addr[1]
.sym 32441 u_accel.u_input_fifo.rd_addr[2]
.sym 32444 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 32449 u_accel.u_input_fifo.rd_addr[2]
.sym 32450 $nextpnr_ICESTORM_LC_14$O
.sym 32453 u_accel.u_input_fifo.rd_addr[0]
.sym 32456 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32459 u_accel.u_input_fifo.rd_addr[1]
.sym 32460 u_accel.u_input_fifo.rd_addr[0]
.sym 32462 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32464 u_accel.u_input_fifo.rd_addr[2]
.sym 32466 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32470 u_accel.u_input_fifo.rd_addr[3]
.sym 32472 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32475 u_accel.u_input_fifo.rd_addr[1]
.sym 32476 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32477 event_valid_SB_DFFSR_Q_D[2]
.sym 32478 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32483 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32487 u_accel.u_input_fifo.rd_addr[2]
.sym 32488 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 32489 event_valid_SB_DFFSR_Q_D[2]
.sym 32490 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32495 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 32497 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32503 event_valid
.sym 32505 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32515 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32517 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 32520 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32521 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 32523 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 32525 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 32528 event_valid_SB_DFFSR_Q_D[1]
.sym 32530 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32543 u_accel.u_input_fifo.rd_addr[3]
.sym 32544 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 32552 event_valid_SB_DFFSR_Q_D[2]
.sym 32568 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32569 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32589 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 32598 u_accel.u_input_fifo.rd_addr[3]
.sym 32599 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32600 event_valid_SB_DFFSR_Q_D[2]
.sym 32601 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 32620 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32638 event_valid_SB_DFFSR_Q_D[2]
.sym 32644 tx_busy
.sym 32648 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32649 event_valid
.sym 32654 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32687 debug_event_count[0]
.sym 32691 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32739 debug_event_count[0]
.sym 32743 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 32746 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 32747 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 32748 pending_confidence[3]
.sym 32749 pending_confidence[0]
.sym 32750 pending_gesture[1]
.sym 32751 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 32753 pending_confidence[1]
.sym 32771 event_valid_SB_DFFSR_Q_D[2]
.sym 32777 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 32790 event_valid_SB_DFFSR_Q_D[2]
.sym 32791 u_accel.u_input_fifo.count[0]
.sym 32793 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32799 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32800 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32809 event_valid
.sym 32811 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32814 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 32820 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32822 event_valid
.sym 32823 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32832 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32835 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32838 event_valid_SB_DFFSR_Q_D[2]
.sym 32839 event_valid
.sym 32840 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32841 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 32846 u_accel.u_input_fifo.count[0]
.sym 32856 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32859 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32866 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32869 pending_confidence[2]
.sym 32876 pending_gesture[0]
.sym 32882 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 32884 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 32887 gesture_confidence[1]
.sym 32890 event_valid_SB_DFFSR_Q_D[2]
.sym 32894 event_valid_SB_DFFSR_Q_D[1]
.sym 32896 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 32897 pending_state[0]
.sym 32899 event_valid
.sym 32900 $PACKER_VCC_NET
.sym 32913 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 32914 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32916 u_accel.u_input_fifo.count[1]
.sym 32917 u_accel.u_input_fifo.count[3]
.sym 32918 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32921 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 32922 u_accel.u_input_fifo.count[0]
.sym 32925 u_accel.u_input_fifo.count[2]
.sym 32930 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32937 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32942 $nextpnr_ICESTORM_LC_13$O
.sym 32944 u_accel.u_input_fifo.count[0]
.sym 32948 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32950 u_accel.u_input_fifo.count[1]
.sym 32954 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32957 u_accel.u_input_fifo.count[2]
.sym 32958 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32960 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 32963 u_accel.u_input_fifo.count[3]
.sym 32964 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32967 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32968 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32969 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32970 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 32973 u_accel.u_input_fifo.count[3]
.sym 32974 u_accel.u_input_fifo.count[2]
.sym 32975 u_accel.u_input_fifo.count[0]
.sym 32976 u_accel.u_input_fifo.count[1]
.sym 32979 u_accel.u_input_fifo.count[1]
.sym 32980 u_accel.u_input_fifo.count[0]
.sym 32982 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32985 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 32986 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32987 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 32989 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32992 pending_state[0]
.sym 32995 pending_state[1]
.sym 33016 gesture_confidence[2]
.sym 33033 u_accel.u_input_fifo.count[0]
.sym 33035 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 33040 u_accel.u_input_fifo.count[3]
.sym 33041 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 33043 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 33045 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 33047 u_accel.u_input_fifo.count[1]
.sym 33051 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 33056 u_accel.u_input_fifo.count[2]
.sym 33060 $PACKER_VCC_NET
.sym 33065 $nextpnr_ICESTORM_LC_8$O
.sym 33068 u_accel.u_input_fifo.count[0]
.sym 33071 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 33073 $PACKER_VCC_NET
.sym 33074 u_accel.u_input_fifo.count[1]
.sym 33077 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 33079 u_accel.u_input_fifo.count[2]
.sym 33080 $PACKER_VCC_NET
.sym 33081 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 33083 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33085 $PACKER_VCC_NET
.sym 33086 u_accel.u_input_fifo.count[3]
.sym 33087 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 33090 $PACKER_VCC_NET
.sym 33091 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 33093 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33108 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 33110 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 33111 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 33112 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33116 $PACKER_GND_NET
.sym 33117 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 33119 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 33120 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 33122 u_tx.clk_cnt[0]
.sym 33158 event_valid_SB_DFFSR_Q_D[2]
.sym 33162 soft_rst_SB_LUT4_I2_O[0]
.sym 33163 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 33166 u_accel.u_output_register.match_count[2]
.sym 33167 u_accel.u_output_register.state_SB_DFFESR_Q_E
.sym 33172 u_accel.u_output_register.match_count[1]
.sym 33173 $PACKER_GND_NET
.sym 33174 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 33182 soft_rst_SB_LUT4_I2_O[1]
.sym 33184 u_accel.u_output_register.match_count[0]
.sym 33186 u_accel.class_pass
.sym 33187 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 33192 $PACKER_GND_NET
.sym 33202 $PACKER_GND_NET
.sym 33208 event_valid_SB_DFFSR_Q_D[2]
.sym 33210 soft_rst_SB_LUT4_I2_O[0]
.sym 33213 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 33215 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 33219 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 33220 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 33221 u_accel.class_pass
.sym 33228 soft_rst_SB_LUT4_I2_O[1]
.sym 33231 u_accel.u_output_register.match_count[2]
.sym 33233 u_accel.u_output_register.match_count[0]
.sym 33234 u_accel.u_output_register.match_count[1]
.sym 33235 u_accel.u_output_register.state_SB_DFFESR_Q_E
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33239 u_tx.clk_cnt[1]
.sym 33240 u_tx.clk_cnt[2]
.sym 33241 u_tx.clk_cnt[3]
.sym 33242 u_tx.clk_cnt[4]
.sym 33243 u_tx.clk_cnt[5]
.sym 33244 u_tx.clk_cnt[6]
.sym 33245 u_tx.clk_cnt[7]
.sym 33251 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 33252 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 33258 soft_rst_SB_LUT4_I2_O[0]
.sym 33385 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 34398 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34487 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 34488 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 34489 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 34490 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 34491 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 34492 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 34493 u_rx.clk_cnt[7]
.sym 34609 u_rx.clk_cnt[3]
.sym 34610 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 34611 u_rx.clk_cnt[6]
.sym 34612 u_rx.clk_cnt[4]
.sym 34613 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34614 u_rx.clk_cnt[5]
.sym 34615 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 34616 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 34630 $PACKER_VCC_NET
.sym 34734 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 34737 u_accel.early_sum_y[4]
.sym 34739 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 34758 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 34764 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 34765 $PACKER_VCC_NET
.sym 34766 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 34767 u_accel.window_complete
.sym 34773 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 34774 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 34775 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 34777 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 34778 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 34779 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 34780 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 34784 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 34789 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 34791 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 34793 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 34795 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 34797 u_accel.window_complete
.sym 34813 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 34814 u_accel.window_complete
.sym 34815 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 34819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 34820 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 34821 u_accel.window_complete
.sym 34825 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 34826 u_accel.window_complete
.sym 34827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 34830 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 34831 u_accel.window_complete
.sym 34832 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 34836 u_accel.window_complete
.sym 34838 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 34839 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 34843 u_accel.window_complete
.sym 34844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 34845 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 34852 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 34855 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 34857 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 34872 $PACKER_VCC_NET
.sym 34883 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 34884 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 34886 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 34888 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 34899 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 34906 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 34909 u_accel.early_sum_y[4]
.sym 34914 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 34923 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 34927 u_accel.window_complete
.sym 34929 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 34930 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 34931 u_accel.window_complete
.sym 34959 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 34960 u_accel.window_complete
.sym 34962 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 34965 u_accel.early_sum_y[4]
.sym 34975 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 34979 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 34980 u_rx.bit_idx[2]
.sym 34983 u_rx.bit_idx[1]
.sym 34985 u_rx.bit_idx[0]
.sym 34990 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 35009 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 35012 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35019 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35020 u_accel.compressed_y[1]
.sym 35021 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35022 u_accel.compressed_y[2]
.sym 35024 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35032 u_accel.compressed_y[3]
.sym 35033 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35038 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35042 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35044 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35047 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35049 u_accel.compressed_y[0]
.sym 35051 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 35053 u_accel.compressed_y[0]
.sym 35054 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35057 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 35059 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35060 u_accel.compressed_y[1]
.sym 35061 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 35063 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 35065 u_accel.compressed_y[2]
.sym 35066 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35067 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 35069 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 35071 u_accel.compressed_y[3]
.sym 35072 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35073 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 35075 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 35077 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35078 u_accel.compressed_y[3]
.sym 35079 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 35081 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 35083 u_accel.compressed_y[3]
.sym 35084 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35085 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 35087 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 35089 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35090 u_accel.compressed_y[3]
.sym 35091 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 35093 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 35095 u_accel.compressed_y[3]
.sym 35096 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35097 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 35098 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 35101 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35102 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 35103 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 35104 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35107 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35108 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 35113 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35114 u_accel.compressed_y[1]
.sym 35117 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35120 u_accel.compressed_y[3]
.sym 35121 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 35123 u_accel.window_complete
.sym 35135 u_accel.compressed_y[0]
.sym 35137 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 35142 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35144 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35146 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35148 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35153 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35155 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35157 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35163 u_accel.compressed_y[3]
.sym 35167 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35174 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 35176 u_accel.compressed_y[3]
.sym 35177 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35178 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 35180 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 35182 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35183 u_accel.compressed_y[3]
.sym 35184 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 35186 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 35188 u_accel.compressed_y[3]
.sym 35189 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35190 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 35192 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 35194 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35195 u_accel.compressed_y[3]
.sym 35196 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 35198 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 35200 u_accel.compressed_y[3]
.sym 35201 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35202 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 35204 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35206 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35207 u_accel.compressed_y[3]
.sym 35208 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 35210 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35212 u_accel.compressed_y[3]
.sym 35213 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35214 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35216 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35218 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35219 u_accel.compressed_y[3]
.sym 35220 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35221 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 35225 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35226 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 35227 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 35228 u_rx.rx_data[0]
.sym 35239 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35250 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35257 $PACKER_VCC_NET
.sym 35260 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35266 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 35269 u_accel.early_sum_y[12]
.sym 35281 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 35289 u_accel.compressed_y[3]
.sym 35297 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35299 u_accel.compressed_y[3]
.sym 35300 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 35301 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35304 u_accel.compressed_y[3]
.sym 35306 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 35307 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35336 u_accel.early_sum_y[12]
.sym 35344 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 35354 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35365 $PACKER_VCC_NET
.sym 35376 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 35388 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35389 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35391 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35392 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35395 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35397 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35398 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35401 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35402 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35406 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35407 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35408 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35409 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35410 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35411 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35412 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35413 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35415 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35417 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35418 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35419 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35420 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35421 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35422 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35423 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35424 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35426 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35428 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35429 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35432 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35434 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35435 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35438 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35440 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35441 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35444 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35446 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35447 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35450 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35451 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35452 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35453 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35454 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35456 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35457 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35458 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35459 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35460 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35462 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35463 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35464 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35465 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35466 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35467 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35470 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35471 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35472 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35473 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35474 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35475 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35476 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35477 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35485 $PACKER_VCC_NET
.sym 35494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35495 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35497 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 35503 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35506 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35511 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35512 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35520 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35522 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35525 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35527 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35529 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35532 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35533 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35537 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35539 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35541 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35543 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35544 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35545 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35546 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35547 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35551 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35553 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35556 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35557 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35558 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35559 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35562 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35563 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35564 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35565 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35569 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35570 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35571 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35574 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35575 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35576 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35577 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35581 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35582 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35583 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35589 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35590 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35592 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35593 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35594 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 35595 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 35597 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35598 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35600 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35638 event_y[4]
.sym 35639 event_y[1]
.sym 35643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 35650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 35654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 35664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 35668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 35669 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35673 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35674 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35675 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35679 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35680 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35681 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35687 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35693 event_y[4]
.sym 35697 event_y[1]
.sym 35703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 35705 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35706 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35709 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35710 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35712 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 35718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35734 event_y[0]
.sym 35739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35740 event_x[6]
.sym 35747 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35749 $PACKER_VCC_NET
.sym 35758 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35761 event_y[2]
.sym 35768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35769 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 35770 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 35772 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 35774 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35777 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 35780 event_x[0]
.sym 35781 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 35785 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 35788 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35790 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35791 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35792 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35797 event_y[2]
.sym 35802 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35803 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35804 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 35805 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 35809 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35810 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35811 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35815 event_x[0]
.sym 35820 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35822 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 35823 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 35826 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35827 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35828 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 35829 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 35832 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 35834 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35835 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35840 event_x[1]
.sym 35841 event_x[2]
.sym 35842 event_x[4]
.sym 35843 event_x[7]
.sym 35844 event_x[5]
.sym 35845 event_x[6]
.sym 35846 event_x[0]
.sym 35851 event_y[1]
.sym 35853 event_y[5]
.sym 35863 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 35864 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 35865 event_y[8]
.sym 35866 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35869 event_x[3]
.sym 35874 event_x[1]
.sym 35882 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 35885 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 35890 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35896 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35897 event_x[3]
.sym 35898 event_x[2]
.sym 35901 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 35902 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 35904 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35905 event_x[1]
.sym 35906 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 35909 event_x[5]
.sym 35910 event_x[6]
.sym 35914 event_x[6]
.sym 35919 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35920 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 35921 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35928 event_x[3]
.sym 35931 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 35933 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35934 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 35938 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 35939 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35940 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 35946 event_x[5]
.sym 35951 event_x[1]
.sym 35958 event_x[2]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35963 event_x[3]
.sym 35966 event_x[8]
.sym 35968 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 35969 event_y[8]
.sym 35987 pkt_x[8]
.sym 35988 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 36023 event_x[8]
.sym 36081 event_x[8]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36085 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 36086 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 36087 pkt_state[1]
.sym 36089 pkt_state[3]
.sym 36090 pkt_state[4]
.sym 36091 pkt_state[0]
.sym 36098 event_valid_SB_DFFSR_Q_D[1]
.sym 36114 pkt_state[0]
.sym 36117 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 36118 event_valid_SB_DFFSR_Q_D[2]
.sym 36139 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 36190 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36208 pkt_x[8]
.sym 36209 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 36213 event_valid_SB_DFFSR_Q_R
.sym 36214 pkt_x_SB_DFFESR_Q_E
.sym 36215 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36239 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36243 event_valid
.sym 36251 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 36252 event_valid
.sym 36254 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 36265 event_valid_SB_DFFSR_Q_D[1]
.sym 36267 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 36268 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 36269 u_accel.u_input_fifo.wr_ptr[0]
.sym 36274 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 36278 event_valid_SB_DFFSR_Q_D[2]
.sym 36281 $nextpnr_ICESTORM_LC_15$O
.sym 36284 u_accel.u_input_fifo.wr_ptr[0]
.sym 36287 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 36289 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 36291 u_accel.u_input_fifo.wr_ptr[0]
.sym 36293 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36296 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 36297 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 36302 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 36303 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36306 u_accel.u_input_fifo.wr_ptr[0]
.sym 36312 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 36315 event_valid_SB_DFFSR_Q_D[2]
.sym 36325 event_valid_SB_DFFSR_Q_D[1]
.sym 36326 event_valid
.sym 36327 event_valid_SB_DFFSR_Q_D[2]
.sym 36328 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36331 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 36332 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 36333 tx_state[5]
.sym 36336 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 36338 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 36345 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 36350 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 36362 tx_state[7]
.sym 36382 u_accel.compressed_valid
.sym 36385 event_valid_SB_DFFSR_Q_R
.sym 36388 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 36393 event_valid_SB_DFFSR_Q_D[1]
.sym 36399 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36423 event_valid_SB_DFFSR_Q_D[1]
.sym 36435 u_accel.compressed_valid
.sym 36436 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 36438 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36453 event_valid_SB_DFFSR_Q_R
.sym 36455 debug_event_count[1]
.sym 36456 debug_event_count[2]
.sym 36457 debug_event_count[3]
.sym 36458 debug_event_count[4]
.sym 36459 debug_event_count[5]
.sym 36460 debug_event_count[6]
.sym 36461 debug_event_count[7]
.sym 36473 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 36474 event_valid_SB_DFFSR_Q_D[2]
.sym 36478 tx_state[5]
.sym 36484 tx_data_SB_DFFESR_Q_E
.sym 36486 tx_busy
.sym 36489 pending_confidence[0]
.sym 36510 debug_event_count[0]
.sym 36512 debug_event_count[1]
.sym 36513 debug_event_count[2]
.sym 36515 debug_event_count[4]
.sym 36516 debug_event_count[5]
.sym 36517 debug_event_count[6]
.sym 36518 debug_event_count[7]
.sym 36522 debug_event_count[3]
.sym 36527 $nextpnr_ICESTORM_LC_2$O
.sym 36530 debug_event_count[0]
.sym 36533 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36536 debug_event_count[1]
.sym 36539 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36542 debug_event_count[2]
.sym 36545 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36547 debug_event_count[3]
.sym 36551 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36554 debug_event_count[4]
.sym 36557 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36560 debug_event_count[5]
.sym 36563 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 36566 debug_event_count[6]
.sym 36569 $nextpnr_ICESTORM_LC_3$I3
.sym 36572 debug_event_count[7]
.sym 36577 tx_data[3]
.sym 36578 tx_data[5]
.sym 36579 tx_data[7]
.sym 36580 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 36581 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 36582 tx_data[1]
.sym 36583 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36584 tx_data[0]
.sym 36599 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 36607 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 36609 event_valid_SB_DFFSR_Q_D[2]
.sym 36612 tx_data[5]
.sym 36613 $nextpnr_ICESTORM_LC_3$I3
.sym 36618 gesture_confidence[3]
.sym 36619 gesture_confidence[1]
.sym 36622 debug_event_count[4]
.sym 36624 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 36626 gesture_confidence[0]
.sym 36630 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 36632 tx_state[7]
.sym 36633 pending_gesture[0]
.sym 36634 pending_state[0]
.sym 36635 tx_state[7]
.sym 36636 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 36639 gesture[1]
.sym 36646 pending_gesture[1]
.sym 36654 $nextpnr_ICESTORM_LC_3$I3
.sym 36657 tx_state[7]
.sym 36658 pending_state[0]
.sym 36659 pending_gesture[1]
.sym 36660 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 36663 gesture_confidence[3]
.sym 36669 gesture_confidence[0]
.sym 36678 gesture[1]
.sym 36681 tx_state[7]
.sym 36682 debug_event_count[4]
.sym 36683 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 36684 pending_gesture[0]
.sym 36693 gesture_confidence[1]
.sym 36697 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36700 u_tx.tx_data[1]
.sym 36701 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36702 u_tx.tx_data[6]
.sym 36703 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 36704 u_tx.tx_data[0]
.sym 36705 u_tx.tx_data[3]
.sym 36706 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36707 u_tx.tx_data[7]
.sym 36712 gesture_confidence[0]
.sym 36722 gesture_confidence[3]
.sym 36724 event_valid
.sym 36731 event_valid
.sym 36735 gesture_valid
.sym 36759 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 36761 gesture_confidence[2]
.sym 36770 gesture[0]
.sym 36774 gesture_confidence[2]
.sym 36819 gesture[0]
.sym 36820 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36823 u_tx.tx_data[5]
.sym 36824 u_tx.tx_data[2]
.sym 36825 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36826 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36827 u_tx.tx_data[4]
.sym 36828 pending_state_SB_DFFESR_Q_E
.sym 36829 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36830 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36835 pending_confidence[2]
.sym 36837 tx_data_SB_DFFESR_Q_E
.sym 36838 u_accel.u_output_register.gesture_SB_DFFESR_Q_E
.sym 36850 pending_state_SB_DFFESR_Q_E
.sym 36866 pending_state_SB_DFFESR_Q_E
.sym 36893 debug_state[0]
.sym 36894 debug_state[1]
.sym 36897 debug_state[0]
.sym 36917 debug_state[1]
.sym 36943 pending_state_SB_DFFESR_Q_E
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36947 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 36989 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36990 u_tx.clk_cnt[3]
.sym 36991 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 36993 u_tx.clk_cnt[6]
.sym 36994 u_tx.clk_cnt[7]
.sym 36996 u_tx.clk_cnt[1]
.sym 36997 u_tx.clk_cnt[2]
.sym 36999 u_tx.clk_cnt[4]
.sym 37000 u_tx.clk_cnt[5]
.sym 37007 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 37018 u_tx.clk_cnt[0]
.sym 37032 u_tx.clk_cnt[5]
.sym 37033 u_tx.clk_cnt[4]
.sym 37034 u_tx.clk_cnt[6]
.sym 37035 u_tx.clk_cnt[7]
.sym 37044 u_tx.clk_cnt[0]
.sym 37045 u_tx.clk_cnt[2]
.sym 37046 u_tx.clk_cnt[1]
.sym 37047 u_tx.clk_cnt[3]
.sym 37051 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 37053 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 37063 u_tx.clk_cnt[0]
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37068 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 37083 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 37090 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 37112 u_tx.clk_cnt[2]
.sym 37114 u_tx.clk_cnt[4]
.sym 37116 u_tx.clk_cnt[6]
.sym 37125 u_tx.clk_cnt[0]
.sym 37127 u_tx.clk_cnt[1]
.sym 37129 u_tx.clk_cnt[3]
.sym 37130 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 37133 u_tx.clk_cnt[7]
.sym 37139 u_tx.clk_cnt[5]
.sym 37142 $nextpnr_ICESTORM_LC_21$O
.sym 37145 u_tx.clk_cnt[0]
.sym 37148 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 37151 u_tx.clk_cnt[1]
.sym 37152 u_tx.clk_cnt[0]
.sym 37154 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 37157 u_tx.clk_cnt[2]
.sym 37158 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 37160 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 37163 u_tx.clk_cnt[3]
.sym 37164 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 37166 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 37169 u_tx.clk_cnt[4]
.sym 37170 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 37172 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 37174 u_tx.clk_cnt[5]
.sym 37176 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 37178 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 37181 u_tx.clk_cnt[6]
.sym 37182 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 37185 u_tx.clk_cnt[7]
.sym 37188 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37191 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 37737 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 38224 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 38319 u_rx.clk_cnt[1]
.sym 38320 u_rx.clk_cnt[0]
.sym 38323 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38344 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38345 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38352 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38358 u_rx.clk_cnt[3]
.sym 38360 u_rx.clk_cnt[6]
.sym 38361 u_rx.clk_cnt[4]
.sym 38363 u_rx.clk_cnt[5]
.sym 38368 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38369 u_rx.clk_cnt[0]
.sym 38376 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38377 u_rx.clk_cnt[0]
.sym 38380 u_rx.clk_cnt[2]
.sym 38381 u_rx.clk_cnt[7]
.sym 38384 u_rx.clk_cnt[1]
.sym 38385 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38390 $nextpnr_ICESTORM_LC_18$O
.sym 38392 u_rx.clk_cnt[0]
.sym 38396 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38399 u_rx.clk_cnt[1]
.sym 38400 u_rx.clk_cnt[0]
.sym 38402 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38405 u_rx.clk_cnt[2]
.sym 38406 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38408 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38410 u_rx.clk_cnt[3]
.sym 38412 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38414 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 38416 u_rx.clk_cnt[4]
.sym 38418 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38420 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38423 u_rx.clk_cnt[5]
.sym 38424 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 38426 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 38429 u_rx.clk_cnt[6]
.sym 38430 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38433 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38434 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38435 u_rx.clk_cnt[7]
.sym 38436 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 38437 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38440 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38446 u_rx.clk_cnt[2]
.sym 38455 u_rx.clk_cnt[0]
.sym 38456 $PACKER_VCC_NET
.sym 38470 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38471 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38473 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 38483 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38485 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 38487 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 38488 u_rx.clk_cnt[7]
.sym 38489 u_rx.clk_cnt[3]
.sym 38490 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38491 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 38492 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 38494 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38495 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38496 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38497 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 38503 u_rx.clk_cnt[2]
.sym 38504 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38506 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38507 u_rx.clk_cnt[6]
.sym 38508 u_rx.clk_cnt[4]
.sym 38510 u_rx.clk_cnt[5]
.sym 38511 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38514 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38515 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38516 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 38517 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38520 u_rx.clk_cnt[6]
.sym 38521 u_rx.clk_cnt[5]
.sym 38522 u_rx.clk_cnt[7]
.sym 38523 u_rx.clk_cnt[4]
.sym 38526 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38527 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38528 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 38529 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38532 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 38534 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38535 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 38538 u_rx.clk_cnt[2]
.sym 38539 u_rx.clk_cnt[3]
.sym 38540 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38541 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38544 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38545 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38546 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 38547 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38550 u_rx.clk_cnt[5]
.sym 38551 u_rx.clk_cnt[7]
.sym 38552 u_rx.clk_cnt[4]
.sym 38553 u_rx.clk_cnt[6]
.sym 38556 u_rx.clk_cnt[3]
.sym 38557 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 38558 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 38559 u_rx.clk_cnt[2]
.sym 38560 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38563 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 38564 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38570 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 38582 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38588 u_accel.window_complete
.sym 38590 event_valid_SB_DFFSR_Q_D[2]
.sym 38593 event_valid_SB_DFFSR_Q_D[2]
.sym 38597 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38598 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38607 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 38608 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38629 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38631 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 38649 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38651 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38669 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 38680 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38682 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38683 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38686 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 38687 u_rx.state[0]
.sym 38688 u_rx.state[3]
.sym 38689 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38691 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 38693 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 38698 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 38704 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38710 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 38714 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38716 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 38718 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 38720 u_accel.compressed_valid
.sym 38734 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 38735 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38742 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38745 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 38747 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38753 event_valid_SB_DFFSR_Q_D[2]
.sym 38754 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 38760 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 38761 event_valid_SB_DFFSR_Q_D[2]
.sym 38762 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 38763 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 38772 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38773 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38774 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38775 event_valid_SB_DFFSR_Q_D[2]
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38809 u_accel.window_complete
.sym 38812 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 38814 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38815 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 38816 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 38833 u_rx.state[3]
.sym 38836 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38839 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 38842 u_accel.window_complete
.sym 38844 u_rx.data_SB_DFFESR_Q_E
.sym 38852 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38858 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38868 u_rx.bit_idx[2]
.sym 38875 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38879 u_rx.bit_idx[1]
.sym 38881 u_rx.bit_idx[0]
.sym 38882 $nextpnr_ICESTORM_LC_16$O
.sym 38885 u_rx.bit_idx[0]
.sym 38888 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38890 u_rx.bit_idx[1]
.sym 38892 u_rx.bit_idx[0]
.sym 38896 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38897 u_rx.bit_idx[2]
.sym 38898 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38914 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38915 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38925 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38928 u_rx.bit_idx[0]
.sym 38929 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38930 clk$SB_IO_IN_$glb_clk
.sym 38931 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38932 u_rx.rx_data[7]
.sym 38933 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 38934 u_rx.rx_data[1]
.sym 38935 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 38936 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 38937 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 38938 u_rx.rx_data_SB_DFFESR_Q_E
.sym 38939 u_rx.rx_data[3]
.sym 38951 u_accel.window_complete
.sym 38958 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 38963 u_rx.bit_idx[1]
.sym 38975 u_rx.bit_idx[2]
.sym 38976 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 38981 u_accel.window_complete
.sym 38982 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38986 u_rx.bit_idx[1]
.sym 38988 u_rx.bit_idx[0]
.sym 38996 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 39003 event_valid_SB_DFFSR_Q_D[2]
.sym 39006 u_rx.bit_idx[0]
.sym 39013 u_rx.bit_idx[0]
.sym 39014 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39015 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 39019 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 39020 u_rx.bit_idx[2]
.sym 39024 u_accel.window_complete
.sym 39026 event_valid_SB_DFFSR_Q_D[2]
.sym 39042 u_rx.bit_idx[2]
.sym 39049 u_rx.bit_idx[0]
.sym 39051 u_rx.bit_idx[1]
.sym 39055 u_rx.rx_data[6]
.sym 39059 u_rx.rx_data[4]
.sym 39060 u_rx.data_SB_DFFESR_Q_E
.sym 39061 u_rx.rx_data[2]
.sym 39062 u_rx.rx_data[5]
.sym 39069 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39071 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 39079 u_rx.rx_data[1]
.sym 39081 rx_data[4]
.sym 39082 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39087 u_rx.rx_data_SB_DFFESR_Q_E
.sym 39089 event_valid_SB_DFFSR_Q_D[2]
.sym 39096 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39097 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39098 u_rx.rx_data_SB_DFFESR_Q_E
.sym 39102 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 39105 $PACKER_VCC_NET
.sym 39108 u_rx.rx_data[0]
.sym 39110 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39123 u_rx.bit_idx[1]
.sym 39128 $nextpnr_ICESTORM_LC_27$O
.sym 39131 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39134 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39137 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39138 u_rx.bit_idx[1]
.sym 39140 $nextpnr_ICESTORM_LC_28$I3
.sym 39142 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39144 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39146 $nextpnr_ICESTORM_LC_28$COUT
.sym 39148 $PACKER_VCC_NET
.sym 39150 $nextpnr_ICESTORM_LC_28$I3
.sym 39154 u_rx.rx_data[0]
.sym 39155 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 39156 $nextpnr_ICESTORM_LC_28$COUT
.sym 39175 u_rx.rx_data_SB_DFFESR_Q_E
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39178 rx_data[6]
.sym 39179 rx_data[1]
.sym 39180 rx_data[3]
.sym 39181 rx_data[2]
.sym 39182 rx_data[5]
.sym 39183 rx_data[7]
.sym 39184 rx_data[0]
.sym 39185 rx_data[4]
.sym 39208 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39212 u_accel.compressed_valid
.sym 39239 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39240 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39242 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39294 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39296 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39297 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39301 pkt_y[3]
.sym 39303 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39305 pkt_y[7]
.sym 39306 pkt_y[4]
.sym 39307 pkt_y[6]
.sym 39308 pkt_y[0]
.sym 39325 rx_data[3]
.sym 39327 event_y[3]
.sym 39329 event_y[7]
.sym 39331 event_polarity
.sym 39332 u_rx.data_SB_DFFESR_Q_E
.sym 39333 rx_data[0]
.sym 39334 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 39344 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39350 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39352 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39354 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39355 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39356 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39358 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39366 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39372 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39373 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39376 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39377 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39378 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39381 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39383 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39384 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39387 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39388 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39389 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39390 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39393 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39394 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39395 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39399 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39400 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39401 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39402 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39405 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39407 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39408 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39411 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39412 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39413 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39414 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39417 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39418 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39419 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39420 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39424 event_y[7]
.sym 39425 event_polarity
.sym 39426 event_y[4]
.sym 39427 event_y[6]
.sym 39428 pkt_y_SB_DFFESR_Q_8_E
.sym 39430 event_y[0]
.sym 39431 event_y[3]
.sym 39434 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 39448 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39449 rx_data[6]
.sym 39451 rx_data[1]
.sym 39455 rx_data[2]
.sym 39457 rx_data[5]
.sym 39465 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 39474 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 39475 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 39477 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39479 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 39480 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 39484 event_y[6]
.sym 39487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39488 event_y[3]
.sym 39489 event_y[7]
.sym 39490 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 39492 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 39496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 39500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 39501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39506 event_y[6]
.sym 39511 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 39512 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 39513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39518 event_y[3]
.sym 39522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 39524 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39525 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 39529 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 39530 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39534 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39536 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39537 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39542 event_y[7]
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39548 event_y[5]
.sym 39549 event_y[2]
.sym 39551 event_y[1]
.sym 39562 event_y[6]
.sym 39567 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39570 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 39573 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39575 pkt_y_SB_DFFESR_Q_8_E
.sym 39578 rx_data[4]
.sym 39580 pkt_x_SB_DFFESR_Q_8_E
.sym 39581 event_valid_SB_DFFSR_Q_D[2]
.sym 39594 event_y[0]
.sym 39610 event_y[8]
.sym 39613 event_y[5]
.sym 39623 event_y[8]
.sym 39633 event_y[0]
.sym 39659 event_y[5]
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39670 pkt_x[6]
.sym 39671 pkt_x[7]
.sym 39672 pkt_x[4]
.sym 39674 pkt_x[2]
.sym 39675 pkt_x[5]
.sym 39676 pkt_x[0]
.sym 39677 pkt_x[1]
.sym 39700 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39703 u_accel.compressed_valid
.sym 39704 pkt_state[4]
.sym 39713 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39727 pkt_x[6]
.sym 39728 pkt_x[7]
.sym 39731 pkt_x[2]
.sym 39733 pkt_x[0]
.sym 39737 pkt_x[4]
.sym 39740 pkt_x[5]
.sym 39742 pkt_x[1]
.sym 39751 pkt_x[1]
.sym 39756 pkt_x[2]
.sym 39762 pkt_x[4]
.sym 39769 pkt_x[7]
.sym 39777 pkt_x[5]
.sym 39782 pkt_x[6]
.sym 39787 pkt_x[0]
.sym 39790 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39797 pkt_x_SB_DFFESR_Q_8_E
.sym 39800 pkt_x[3]
.sym 39809 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39817 rx_data[3]
.sym 39819 pkt_x_SB_DFFESR_Q_E
.sym 39821 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39825 rx_data[0]
.sym 39836 pkt_state[1]
.sym 39838 event_valid_SB_DFFSR_Q_D[1]
.sym 39839 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39845 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39853 event_valid_SB_DFFSR_Q_D[2]
.sym 39857 pkt_x[3]
.sym 39858 pkt_x[8]
.sym 39859 pkt_y[8]
.sym 39873 pkt_x[3]
.sym 39892 pkt_x[8]
.sym 39903 pkt_state[1]
.sym 39904 event_valid_SB_DFFSR_Q_D[2]
.sym 39905 event_valid_SB_DFFSR_Q_D[1]
.sym 39906 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39912 pkt_y[8]
.sym 39913 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39917 pkt_y[8]
.sym 39922 pkt_y_SB_DFFESR_Q_E
.sym 39923 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39942 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 39944 pkt_x_SB_DFFESR_Q_8_E
.sym 39945 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39957 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 39961 pkt_state[3]
.sym 39965 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39966 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 39970 pkt_state[4]
.sym 39971 pkt_state[2]
.sym 39979 event_valid_SB_DFFSR_Q_D[2]
.sym 39983 pkt_state[1]
.sym 39984 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 39987 pkt_state[0]
.sym 39990 pkt_state[3]
.sym 39991 pkt_state[0]
.sym 39992 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 39993 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39996 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39997 event_valid_SB_DFFSR_Q_D[2]
.sym 39998 pkt_state[0]
.sym 39999 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 40002 event_valid_SB_DFFSR_Q_D[2]
.sym 40003 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40004 pkt_state[4]
.sym 40005 pkt_state[1]
.sym 40014 event_valid_SB_DFFSR_Q_D[2]
.sym 40016 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 40020 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40021 event_valid_SB_DFFSR_Q_D[2]
.sym 40022 pkt_state[2]
.sym 40023 pkt_state[4]
.sym 40026 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 40027 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40029 pkt_state[1]
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40039 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40040 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40041 soft_rst_SB_DFFSR_Q_R
.sym 40042 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 40043 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40044 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40045 soft_rst
.sym 40059 pkt_state[2]
.sym 40061 pkt_state[3]
.sym 40065 event_valid_SB_DFFSR_Q_D[2]
.sym 40066 tx_state[0]
.sym 40072 pkt_state[0]
.sym 40082 tx_state[0]
.sym 40087 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40090 pkt_state[1]
.sym 40091 pkt_x_SB_DFFESR_Q_E
.sym 40094 pkt_state[0]
.sym 40095 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40097 rx_data[0]
.sym 40105 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40107 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 40111 event_valid_SB_DFFSR_Q_D[2]
.sym 40116 rx_data[0]
.sym 40119 rx_data[0]
.sym 40120 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40121 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40122 tx_state[0]
.sym 40143 pkt_state[1]
.sym 40144 event_valid_SB_DFFSR_Q_D[2]
.sym 40145 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40149 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 40150 pkt_state[0]
.sym 40151 event_valid_SB_DFFSR_Q_D[2]
.sym 40152 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40156 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40157 rx_data[0]
.sym 40158 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40159 pkt_x_SB_DFFESR_Q_E
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40163 por_cnt[1]
.sym 40164 por_cnt[2]
.sym 40165 por_cnt[3]
.sym 40166 por_cnt[4]
.sym 40167 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 40168 por_cnt[0]
.sym 40169 event_valid_SB_DFFSR_Q_D[2]
.sym 40188 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 40190 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40193 event_valid_SB_DFFSR_Q_D[2]
.sym 40196 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40203 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 40204 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 40207 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40211 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40212 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40215 pkt_state[0]
.sym 40218 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 40219 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40220 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40226 tx_busy
.sym 40228 tx_state[0]
.sym 40229 tx_state[5]
.sym 40234 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 40236 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40237 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 40238 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40239 pkt_state[0]
.sym 40242 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40243 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 40244 tx_busy
.sym 40245 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40248 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 40249 tx_state[5]
.sym 40250 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40251 tx_busy
.sym 40266 pkt_state[0]
.sym 40267 tx_state[0]
.sym 40268 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 40269 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 40278 pkt_state[0]
.sym 40279 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40280 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 40281 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40285 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 40286 tx_state[0]
.sym 40287 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 40289 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 40291 rst_por
.sym 40292 rst_por_SB_LUT4_O_I3[2]
.sym 40302 event_valid_SB_DFFSR_Q_D[2]
.sym 40310 tx_state[5]
.sym 40319 event_valid_SB_DFFSR_Q_D[2]
.sym 40328 debug_event_count[2]
.sym 40332 debug_event_count[6]
.sym 40343 debug_event_count[1]
.sym 40344 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 40347 debug_event_count[5]
.sym 40348 debug_event_count[0]
.sym 40349 debug_event_count[7]
.sym 40353 debug_event_count[3]
.sym 40354 debug_event_count[4]
.sym 40358 $nextpnr_ICESTORM_LC_25$O
.sym 40361 debug_event_count[0]
.sym 40364 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 40367 debug_event_count[1]
.sym 40368 debug_event_count[0]
.sym 40370 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40373 debug_event_count[2]
.sym 40374 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 40376 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40378 debug_event_count[3]
.sym 40380 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40382 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40384 debug_event_count[4]
.sym 40386 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40388 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40391 debug_event_count[5]
.sym 40392 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40394 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40397 debug_event_count[6]
.sym 40398 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40403 debug_event_count[7]
.sym 40404 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40405 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 40408 tx_valid_SB_DFFSR_Q_R
.sym 40409 tx_state[1]
.sym 40410 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40411 tx_state[2]
.sym 40412 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 40413 tx_state[8]
.sym 40414 tx_state[7]
.sym 40415 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40420 u_accel.accum_valid
.sym 40422 gesture_valid
.sym 40424 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 40427 gesture_valid
.sym 40440 rst_por
.sym 40441 debug_event_count[6]
.sym 40442 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40451 tx_data_SB_DFFESR_Q_E
.sym 40453 tx_state[5]
.sym 40454 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 40456 debug_event_count[7]
.sym 40458 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40459 pending_confidence[3]
.sym 40461 tx_busy
.sym 40462 debug_event_count[5]
.sym 40463 event_valid_SB_DFFSR_Q_D[2]
.sym 40464 pending_confidence[1]
.sym 40467 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40468 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40469 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 40471 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40472 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40474 tx_state[1]
.sym 40475 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40476 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 40479 tx_state[7]
.sym 40480 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40483 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40484 tx_state[1]
.sym 40485 debug_event_count[7]
.sym 40488 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40489 pending_confidence[1]
.sym 40490 tx_state[7]
.sym 40491 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40494 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40495 pending_confidence[3]
.sym 40496 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40497 tx_state[7]
.sym 40500 tx_state[7]
.sym 40501 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40502 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 40506 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40507 event_valid_SB_DFFSR_Q_D[2]
.sym 40508 tx_state[5]
.sym 40509 tx_busy
.sym 40512 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40513 debug_event_count[5]
.sym 40515 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40518 tx_state[1]
.sym 40519 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40520 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40524 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40525 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 40526 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 40527 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 40528 tx_data_SB_DFFESR_Q_E
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40531 tx_data[6]
.sym 40532 tx_data_SB_DFFESR_Q_E
.sym 40534 tx_data[4]
.sym 40535 tx_data[2]
.sym 40537 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 40544 tx_state[7]
.sym 40558 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 40562 event_valid_SB_DFFSR_Q_D[2]
.sym 40564 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 40572 tx_data[3]
.sym 40574 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40579 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40580 u_tx.tx_data[1]
.sym 40582 tx_data[7]
.sym 40585 tx_data[1]
.sym 40587 tx_data[0]
.sym 40588 tx_data[6]
.sym 40591 pending_state[1]
.sym 40592 u_tx.tx_data[0]
.sym 40598 u_tx.tx_data[6]
.sym 40599 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40601 debug_event_count[6]
.sym 40602 u_tx.bit_idx[0]
.sym 40603 u_tx.tx_data[7]
.sym 40607 tx_data[1]
.sym 40611 u_tx.bit_idx[0]
.sym 40613 u_tx.tx_data[6]
.sym 40614 u_tx.tx_data[7]
.sym 40619 tx_data[6]
.sym 40623 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 40624 debug_event_count[6]
.sym 40625 pending_state[1]
.sym 40626 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 40631 tx_data[0]
.sym 40636 tx_data[3]
.sym 40641 u_tx.tx_data[0]
.sym 40642 u_tx.tx_data[1]
.sym 40644 u_tx.bit_idx[0]
.sym 40647 tx_data[7]
.sym 40651 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40654 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 40655 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 40656 u_tx.state[3]
.sym 40657 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40658 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 40659 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 40660 u_tx.state[1]
.sym 40661 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 40668 pending_confidence[0]
.sym 40672 tx_busy
.sym 40675 tx_data_SB_DFFESR_Q_E
.sym 40686 event_valid_SB_DFFSR_Q_D[2]
.sym 40688 u_tx.bit_idx[0]
.sym 40696 event_valid_SB_DFFSR_Q_D[2]
.sym 40697 tx_data[5]
.sym 40698 tx_data[4]
.sym 40699 tx_data[2]
.sym 40702 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40703 u_tx.tx_data[5]
.sym 40704 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40706 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40708 u_tx.tx_data[3]
.sym 40709 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40712 u_tx.bit_idx[1]
.sym 40713 u_tx.bit_idx[2]
.sym 40714 u_tx.bit_idx[0]
.sym 40715 u_tx.tx_data[4]
.sym 40720 u_tx.tx_data[2]
.sym 40721 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 40722 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40730 tx_data[5]
.sym 40737 tx_data[2]
.sym 40740 u_tx.bit_idx[2]
.sym 40741 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40742 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40743 u_tx.bit_idx[1]
.sym 40747 u_tx.tx_data[3]
.sym 40748 u_tx.bit_idx[0]
.sym 40749 u_tx.tx_data[2]
.sym 40753 tx_data[4]
.sym 40758 event_valid_SB_DFFSR_Q_D[2]
.sym 40760 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 40764 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40765 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40766 u_tx.bit_idx[2]
.sym 40767 u_tx.bit_idx[1]
.sym 40770 u_tx.bit_idx[0]
.sym 40772 u_tx.tx_data[5]
.sym 40773 u_tx.tx_data[4]
.sym 40774 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40778 u_tx.bit_idx[1]
.sym 40779 u_tx.bit_idx[2]
.sym 40780 u_tx.bit_idx[0]
.sym 40781 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 40823 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 40827 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 40846 event_valid_SB_DFFSR_Q_D[2]
.sym 40857 event_valid_SB_DFFSR_Q_D[2]
.sym 40858 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 40859 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 41262 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42026 u_accel.u_temporal_accumulator.timer[1]
.sym 42027 u_accel.u_temporal_accumulator.timer[2]
.sym 42028 u_accel.u_temporal_accumulator.timer[3]
.sym 42029 u_accel.u_temporal_accumulator.timer[4]
.sym 42030 u_accel.u_temporal_accumulator.timer[5]
.sym 42031 u_accel.u_temporal_accumulator.timer[6]
.sym 42032 u_accel.u_temporal_accumulator.timer[7]
.sym 42153 $PACKER_VCC_NET
.sym 42159 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42174 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42175 $PACKER_VCC_NET
.sym 42192 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42198 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 42200 u_rx.clk_cnt[0]
.sym 42207 u_rx.clk_cnt[1]
.sym 42208 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42216 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42235 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42236 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 42237 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42240 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42242 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42243 u_rx.clk_cnt[0]
.sym 42258 u_rx.clk_cnt[1]
.sym 42260 u_rx.clk_cnt[0]
.sym 42268 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42277 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 42278 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 42281 rx_data[7]
.sym 42301 $PACKER_VCC_NET
.sym 42303 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42314 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42319 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 42320 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42330 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 42338 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42342 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42343 event_valid_SB_DFFSR_Q_D[2]
.sym 42346 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 42347 event_valid_SB_DFFSR_Q_D[2]
.sym 42348 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42382 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42383 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 42384 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42391 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42398 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42400 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42405 rx_data[0]
.sym 42411 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 42424 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 42429 event_valid_SB_DFFSR_Q_D[2]
.sym 42436 u_rx.state[0]
.sym 42437 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42446 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42450 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 42452 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42455 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42458 event_valid_SB_DFFSR_Q_D[2]
.sym 42463 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42468 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 42471 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42474 event_valid_SB_DFFSR_Q_D[2]
.sym 42475 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42476 u_rx.state[0]
.sym 42477 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42510 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42512 u_rx.state[0]
.sym 42513 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42517 u_accel.window_phase
.sym 42536 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42543 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42545 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42546 u_accel.window_complete
.sym 42548 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42558 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42559 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42560 event_valid_SB_DFFSR_Q_D[2]
.sym 42565 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42566 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42567 u_rx.state[0]
.sym 42568 u_rx.state[3]
.sym 42570 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42572 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 42574 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 42579 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42589 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 42591 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42592 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42593 event_valid_SB_DFFSR_Q_D[2]
.sym 42594 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42598 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 42599 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 42603 event_valid_SB_DFFSR_Q_D[2]
.sym 42604 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42605 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 42606 u_rx.state[3]
.sym 42610 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42611 u_rx.state[3]
.sym 42621 u_rx.state[3]
.sym 42623 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42624 u_rx.state[0]
.sym 42633 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42634 u_rx.state[0]
.sym 42635 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42636 event_valid_SB_DFFSR_Q_D[2]
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42667 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42683 u_rx.state[3]
.sym 42685 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 42687 u_accel.compressed_valid
.sym 42689 u_accel.window_phase
.sym 42690 u_rx.state[0]
.sym 42691 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42693 event_valid_SB_DFFSR_Q_D[2]
.sym 42697 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42700 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 42717 u_accel.window_phase
.sym 42732 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 42733 u_accel.compressed_valid
.sym 42734 u_accel.window_phase
.sym 42744 event_valid_SB_DFFSR_Q_D[2]
.sym 42745 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42746 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42747 u_rx.state[0]
.sym 42751 event_valid_SB_DFFSR_Q_D[2]
.sym 42752 u_rx.state[3]
.sym 42753 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42756 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 42758 u_accel.window_phase
.sym 42759 u_accel.compressed_valid
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 42764 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42773 rx_data[1]
.sym 42775 u_accel.window_complete
.sym 42781 event_valid_SB_DFFSR_Q_D[2]
.sym 42789 rx_data[1]
.sym 42793 $PACKER_VCC_NET
.sym 42795 u_rx.rx_data[7]
.sym 42798 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42804 u_rx.rx_data[7]
.sym 42805 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42806 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42811 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42814 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 42815 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42817 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42818 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42819 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42821 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42822 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42823 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 42826 event_valid_SB_DFFSR_Q_D[2]
.sym 42827 u_rx.bit_idx[0]
.sym 42830 u_rx.rx_data[1]
.sym 42835 u_rx.rx_data[3]
.sym 42837 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42838 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42839 u_rx.rx_data[7]
.sym 42843 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42845 u_rx.bit_idx[0]
.sym 42846 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42850 u_rx.rx_data[1]
.sym 42851 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42852 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 42855 u_rx.bit_idx[0]
.sym 42856 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42857 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42861 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42862 u_rx.bit_idx[0]
.sym 42864 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42867 u_rx.bit_idx[0]
.sym 42869 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42873 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42874 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42875 event_valid_SB_DFFSR_Q_D[2]
.sym 42876 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 42879 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42880 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42881 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42882 u_rx.rx_data[3]
.sym 42883 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42899 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 42907 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42913 event_valid_SB_DFFSR_Q_D[2]
.sym 42919 rx_data[3]
.sym 42921 u_rx.rx_data[3]
.sym 42927 u_rx.rx_data[6]
.sym 42929 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42931 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 42932 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 42933 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42934 u_rx.rx_data[5]
.sym 42936 u_rx.state[3]
.sym 42937 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42946 event_valid_SB_DFFSR_Q_D[2]
.sym 42947 u_rx.rx_data[4]
.sym 42949 u_rx.rx_data[2]
.sym 42952 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 42954 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42960 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42961 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42962 u_rx.rx_data[6]
.sym 42963 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 42984 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 42985 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42986 u_rx.rx_data[4]
.sym 42990 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42991 u_rx.state[3]
.sym 42992 event_valid_SB_DFFSR_Q_D[2]
.sym 42993 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 42996 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42997 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42998 u_rx.rx_data[2]
.sym 42999 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 43002 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43003 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 43004 u_rx.rx_data[5]
.sym 43006 u_rx.rx_data_SB_DFFESR_Q_E
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43039 u_accel.window_complete
.sym 43050 u_rx.rx_data[6]
.sym 43054 u_rx.rx_data[4]
.sym 43062 u_rx.rx_data[1]
.sym 43064 u_rx.rx_data[2]
.sym 43065 u_rx.rx_data[5]
.sym 43067 u_rx.rx_data[7]
.sym 43070 u_rx.rx_data[0]
.sym 43077 u_rx.data_SB_DFFESR_Q_E
.sym 43081 u_rx.rx_data[3]
.sym 43085 u_rx.rx_data[6]
.sym 43089 u_rx.rx_data[1]
.sym 43095 u_rx.rx_data[3]
.sym 43101 u_rx.rx_data[2]
.sym 43107 u_rx.rx_data[5]
.sym 43113 u_rx.rx_data[7]
.sym 43119 u_rx.rx_data[0]
.sym 43126 u_rx.rx_data[4]
.sym 43129 u_rx.data_SB_DFFESR_Q_E
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43144 rx_data[6]
.sym 43148 rx_data[1]
.sym 43152 rx_data[2]
.sym 43154 rx_data[5]
.sym 43159 rx_data[2]
.sym 43161 rx_data[5]
.sym 43173 rx_data[6]
.sym 43175 pkt_y_SB_DFFESR_Q_8_E
.sym 43178 rx_data[7]
.sym 43179 rx_data[0]
.sym 43183 rx_data[3]
.sym 43185 rx_data[5]
.sym 43188 rx_data[4]
.sym 43207 rx_data[3]
.sym 43218 rx_data[4]
.sym 43219 rx_data[5]
.sym 43220 rx_data[6]
.sym 43221 rx_data[7]
.sym 43231 rx_data[7]
.sym 43239 rx_data[4]
.sym 43244 rx_data[6]
.sym 43249 rx_data[0]
.sym 43252 pkt_y_SB_DFFESR_Q_8_E
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43269 pkt_y_SB_DFFESR_Q_8_E
.sym 43286 rx_data[1]
.sym 43290 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43299 pkt_state[4]
.sym 43300 rx_data[0]
.sym 43302 pkt_y[6]
.sym 43303 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43304 pkt_y[3]
.sym 43307 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43308 pkt_y[7]
.sym 43309 pkt_y[4]
.sym 43311 pkt_y[0]
.sym 43318 event_valid_SB_DFFSR_Q_D[2]
.sym 43332 pkt_y[7]
.sym 43338 rx_data[0]
.sym 43343 pkt_y[4]
.sym 43348 pkt_y[6]
.sym 43353 event_valid_SB_DFFSR_Q_D[2]
.sym 43354 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43356 pkt_state[4]
.sym 43365 pkt_y[0]
.sym 43373 pkt_y[3]
.sym 43375 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43378 pkt_y[2]
.sym 43383 pkt_y[5]
.sym 43385 pkt_y[1]
.sym 43393 pkt_state[4]
.sym 43405 event_valid_SB_DFFSR_Q_D[2]
.sym 43407 rx_data[3]
.sym 43421 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43443 pkt_y[2]
.sym 43448 pkt_y[5]
.sym 43450 pkt_y[1]
.sym 43461 pkt_y[5]
.sym 43465 pkt_y[2]
.sym 43478 pkt_y[1]
.sym 43498 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43515 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43527 pkt_y_SB_DFFESR_Q_E
.sym 43531 pkt_y_SB_DFFESR_Q_8_E
.sym 43536 u_accel.window_complete
.sym 43542 rx_data[5]
.sym 43544 pkt_x_SB_DFFESR_Q_8_E
.sym 43548 rx_data[2]
.sym 43550 rx_data[6]
.sym 43552 rx_data[1]
.sym 43553 rx_data[4]
.sym 43560 rx_data[7]
.sym 43562 rx_data[0]
.sym 43576 rx_data[6]
.sym 43584 rx_data[7]
.sym 43587 rx_data[4]
.sym 43601 rx_data[2]
.sym 43606 rx_data[5]
.sym 43613 rx_data[0]
.sym 43619 rx_data[1]
.sym 43621 pkt_x_SB_DFFESR_Q_8_E
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43638 pkt_x_SB_DFFESR_Q_8_E
.sym 43659 rx_data[2]
.sym 43667 pkt_x_SB_DFFESR_Q_8_E
.sym 43668 event_valid_SB_DFFSR_Q_D[2]
.sym 43675 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43677 rx_data[3]
.sym 43685 pkt_state[3]
.sym 43722 pkt_state[3]
.sym 43723 event_valid_SB_DFFSR_Q_D[2]
.sym 43725 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43742 rx_data[3]
.sym 43744 pkt_x_SB_DFFESR_Q_8_E
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43754 pkt_state[2]
.sym 43763 pkt_x_SB_DFFESR_Q_8_E
.sym 43764 event_valid_SB_DFFSR_Q_D[2]
.sym 43782 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43792 rx_data[0]
.sym 43795 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43799 pkt_y_SB_DFFESR_Q_E
.sym 43800 rx_data[3]
.sym 43810 event_valid_SB_DFFSR_Q_D[2]
.sym 43811 pkt_state[2]
.sym 43819 rx_data[2]
.sym 43830 rx_data[0]
.sym 43858 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43859 event_valid_SB_DFFSR_Q_D[2]
.sym 43860 pkt_state[2]
.sym 43863 rx_data[3]
.sym 43864 rx_data[2]
.sym 43867 pkt_y_SB_DFFESR_Q_E
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43897 event_valid_SB_DFFSR_Q_D[2]
.sym 43904 uart_tx$SB_IO_OUT
.sym 43912 rx_data[0]
.sym 43915 soft_rst_SB_DFFSR_Q_R
.sym 43918 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 43920 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43926 event_valid_SB_DFFSR_Q_D[2]
.sym 43931 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43932 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43935 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43940 rx_data[1]
.sym 43941 pkt_state[0]
.sym 43942 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43945 rx_data[0]
.sym 43946 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43947 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 43951 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43953 rx_data[1]
.sym 43956 event_valid_SB_DFFSR_Q_D[2]
.sym 43957 pkt_state[0]
.sym 43958 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43962 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43964 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43968 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43970 rx_data[1]
.sym 43974 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 43975 rx_data[1]
.sym 43976 rx_data[0]
.sym 43977 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43981 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soft_rst_SB_DFFSR_Q_R
.sym 44011 soft_rst_SB_DFFSR_Q_R
.sym 44023 event_valid_SB_DFFSR_Q_D[2]
.sym 44024 u_accel.window_complete
.sym 44035 tx_state[0]
.sym 44036 rst_por
.sym 44039 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44040 rst_por
.sym 44045 por_cnt[3]
.sym 44046 por_cnt[4]
.sym 44047 pkt_state[0]
.sym 44048 soft_rst
.sym 44051 por_cnt[1]
.sym 44052 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 44056 por_cnt[0]
.sym 44060 por_cnt[2]
.sym 44064 por_cnt[0]
.sym 44066 $nextpnr_ICESTORM_LC_26$O
.sym 44068 por_cnt[0]
.sym 44072 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 44075 por_cnt[1]
.sym 44076 por_cnt[0]
.sym 44078 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 44080 por_cnt[2]
.sym 44082 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 44084 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44086 por_cnt[3]
.sym 44088 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 44092 por_cnt[4]
.sym 44094 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44097 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44098 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 44099 tx_state[0]
.sym 44100 pkt_state[0]
.sym 44106 por_cnt[0]
.sym 44110 rst_por
.sym 44111 soft_rst
.sym 44113 rst_por
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44120 u_accel.accum_valid
.sym 44121 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 44132 rst_por
.sym 44151 u_tx.busy_SB_DFFESR_Q_E
.sym 44157 gesture_valid
.sym 44161 por_cnt[4]
.sym 44162 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44163 por_cnt[0]
.sym 44164 gesture_valid
.sym 44166 por_cnt[1]
.sym 44167 por_cnt[2]
.sym 44168 por_cnt[3]
.sym 44169 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44172 event_valid_SB_DFFSR_Q_D[2]
.sym 44174 tx_state[0]
.sym 44177 tx_busy
.sym 44180 rst_por_SB_LUT4_O_I3[2]
.sym 44185 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44190 event_valid_SB_DFFSR_Q_D[2]
.sym 44193 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44196 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44197 gesture_valid
.sym 44198 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44202 event_valid_SB_DFFSR_Q_D[2]
.sym 44204 tx_busy
.sym 44215 tx_state[0]
.sym 44217 gesture_valid
.sym 44226 por_cnt[0]
.sym 44228 por_cnt[1]
.sym 44229 rst_por_SB_LUT4_O_I3[2]
.sym 44232 por_cnt[2]
.sym 44233 por_cnt[4]
.sym 44235 por_cnt[3]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44243 tx_valid
.sym 44263 tx_busy
.sym 44264 tx_valid
.sym 44283 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44284 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44285 tx_state[5]
.sym 44286 event_valid_SB_DFFSR_Q_D[2]
.sym 44288 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 44290 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 44291 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 44292 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 44293 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44294 tx_state[7]
.sym 44295 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 44301 tx_state[8]
.sym 44302 tx_busy
.sym 44305 tx_state[1]
.sym 44306 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 44307 tx_state[2]
.sym 44310 tx_busy
.sym 44314 tx_state[5]
.sym 44315 event_valid_SB_DFFSR_Q_D[2]
.sym 44316 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44319 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 44320 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44321 tx_state[8]
.sym 44322 tx_state[1]
.sym 44325 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44326 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 44327 tx_state[2]
.sym 44328 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 44331 tx_state[7]
.sym 44332 tx_state[2]
.sym 44333 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 44334 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44337 tx_busy
.sym 44339 event_valid_SB_DFFSR_Q_D[2]
.sym 44343 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 44344 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44345 tx_state[8]
.sym 44346 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44349 event_valid_SB_DFFSR_Q_D[2]
.sym 44350 tx_busy
.sym 44351 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44352 tx_state[7]
.sym 44355 tx_busy
.sym 44356 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 44357 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 44358 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44368 tx_busy
.sym 44374 tx_valid_SB_DFFSR_Q_R
.sym 44381 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44388 uart_tx$SB_IO_OUT
.sym 44390 event_valid_SB_DFFSR_Q_D[2]
.sym 44405 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 44409 tx_state[7]
.sym 44410 pending_confidence[0]
.sym 44414 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 44417 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44418 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 44419 pending_confidence[2]
.sym 44421 tx_data_SB_DFFESR_Q_E
.sym 44422 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44425 tx_busy
.sym 44431 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44433 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 44436 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 44438 pending_confidence[2]
.sym 44439 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44442 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44443 tx_state[7]
.sym 44444 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44445 tx_busy
.sym 44454 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44456 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 44461 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44462 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 44463 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44472 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 44473 pending_confidence[0]
.sym 44474 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 44475 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 44482 tx_data_SB_DFFESR_Q_E
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44488 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 44490 u_tx.busy_SB_DFFESR_Q_E
.sym 44492 uart_tx$SB_IO_OUT
.sym 44515 event_valid_SB_DFFSR_Q_D[2]
.sym 44528 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44529 u_tx.bit_idx[0]
.sym 44532 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44534 tx_valid
.sym 44535 u_tx.bit_idx[1]
.sym 44536 u_tx.bit_idx[2]
.sym 44537 event_valid_SB_DFFSR_Q_D[2]
.sym 44541 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44547 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44550 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44551 u_tx.state[2]
.sym 44552 u_tx.state[3]
.sym 44554 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44555 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44556 u_tx.state[1]
.sym 44559 u_tx.state[2]
.sym 44561 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44565 u_tx.state[1]
.sym 44567 u_tx.state[3]
.sym 44568 u_tx.state[2]
.sym 44571 event_valid_SB_DFFSR_Q_D[2]
.sym 44572 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44573 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44574 u_tx.state[1]
.sym 44577 tx_valid
.sym 44578 event_valid_SB_DFFSR_Q_D[2]
.sym 44579 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44583 event_valid_SB_DFFSR_Q_D[2]
.sym 44585 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44586 u_tx.state[3]
.sym 44589 u_tx.bit_idx[2]
.sym 44590 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44591 u_tx.bit_idx[0]
.sym 44592 u_tx.bit_idx[1]
.sym 44595 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44596 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44597 event_valid_SB_DFFSR_Q_D[2]
.sym 44598 u_tx.state[1]
.sym 44601 u_tx.state[1]
.sym 44602 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44604 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44609 u_tx.state[2]
.sym 44610 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 44613 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44638 u_tx.busy_SB_DFFESR_Q_E
.sym 44651 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44653 event_valid_SB_DFFSR_Q_D[2]
.sym 44660 u_tx.bit_idx[0]
.sym 44663 u_tx.state[1]
.sym 44666 u_tx.bit_idx[1]
.sym 44667 u_tx.bit_idx[2]
.sym 44675 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44678 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44681 $nextpnr_ICESTORM_LC_17$O
.sym 44684 u_tx.bit_idx[0]
.sym 44687 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44688 u_tx.state[1]
.sym 44690 u_tx.bit_idx[1]
.sym 44691 u_tx.bit_idx[0]
.sym 44695 u_tx.state[1]
.sym 44696 u_tx.bit_idx[2]
.sym 44697 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44700 u_tx.state[1]
.sym 44703 u_tx.bit_idx[0]
.sym 44706 event_valid_SB_DFFSR_Q_D[2]
.sym 44707 u_tx.state[1]
.sym 44708 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44709 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44728 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44747 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 45215 $PACKER_VCC_NET
.sym 45261 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 45621 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45739 u_accel.u_temporal_accumulator.timer[0]
.sym 45758 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 45901 u_accel.u_temporal_accumulator.timer[4]
.sym 45903 u_accel.u_temporal_accumulator.timer[0]
.sym 45911 u_accel.u_temporal_accumulator.timer[6]
.sym 45915 u_accel.u_temporal_accumulator.timer[2]
.sym 45916 u_accel.u_temporal_accumulator.timer[3]
.sym 45920 u_accel.u_temporal_accumulator.timer[7]
.sym 45922 u_accel.u_temporal_accumulator.timer[1]
.sym 45926 u_accel.u_temporal_accumulator.timer[5]
.sym 45929 $nextpnr_ICESTORM_LC_19$O
.sym 45932 u_accel.u_temporal_accumulator.timer[0]
.sym 45935 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 45937 u_accel.u_temporal_accumulator.timer[1]
.sym 45939 u_accel.u_temporal_accumulator.timer[0]
.sym 45941 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 45944 u_accel.u_temporal_accumulator.timer[2]
.sym 45945 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 45947 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 45950 u_accel.u_temporal_accumulator.timer[3]
.sym 45951 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 45953 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 45956 u_accel.u_temporal_accumulator.timer[4]
.sym 45957 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 45959 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 45961 u_accel.u_temporal_accumulator.timer[5]
.sym 45963 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 45965 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 45967 u_accel.u_temporal_accumulator.timer[6]
.sym 45969 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 45971 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 45974 u_accel.u_temporal_accumulator.timer[7]
.sym 45975 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45978 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 45979 u_accel.u_temporal_accumulator.timer[8]
.sym 45980 u_accel.u_temporal_accumulator.timer[9]
.sym 45981 u_accel.u_temporal_accumulator.timer[10]
.sym 45982 u_accel.u_temporal_accumulator.timer[11]
.sym 45983 u_accel.u_temporal_accumulator.timer[12]
.sym 45984 u_accel.u_temporal_accumulator.timer[13]
.sym 45985 u_accel.u_temporal_accumulator.timer[14]
.sym 45986 u_accel.u_temporal_accumulator.timer[15]
.sym 46005 $PACKER_VCC_NET
.sym 46015 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 46033 $PACKER_VCC_NET
.sym 46040 u_accel.u_temporal_accumulator.timer[12]
.sym 46041 $PACKER_VCC_NET
.sym 46042 u_accel.u_temporal_accumulator.timer[14]
.sym 46044 u_accel.u_temporal_accumulator.timer[8]
.sym 46045 u_accel.u_temporal_accumulator.timer[9]
.sym 46046 u_accel.u_temporal_accumulator.timer[10]
.sym 46047 u_accel.u_temporal_accumulator.timer[11]
.sym 46049 u_accel.u_temporal_accumulator.timer[13]
.sym 46051 u_accel.u_temporal_accumulator.timer[15]
.sym 46052 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46054 u_accel.u_temporal_accumulator.timer[8]
.sym 46055 $PACKER_VCC_NET
.sym 46058 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46060 u_accel.u_temporal_accumulator.timer[9]
.sym 46064 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46066 u_accel.u_temporal_accumulator.timer[10]
.sym 46070 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46072 u_accel.u_temporal_accumulator.timer[11]
.sym 46076 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46079 u_accel.u_temporal_accumulator.timer[12]
.sym 46082 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 46084 u_accel.u_temporal_accumulator.timer[13]
.sym 46085 $PACKER_VCC_NET
.sym 46088 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46090 $PACKER_VCC_NET
.sym 46091 u_accel.u_temporal_accumulator.timer[14]
.sym 46094 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46096 u_accel.u_temporal_accumulator.timer[15]
.sym 46102 u_accel.u_temporal_accumulator.timer[16]
.sym 46103 u_accel.u_temporal_accumulator.timer[17]
.sym 46104 u_accel.u_temporal_accumulator.timer[18]
.sym 46105 u_accel.u_temporal_accumulator.timer[19]
.sym 46106 u_accel.u_temporal_accumulator.timer[20]
.sym 46107 u_accel.u_temporal_accumulator.timer[21]
.sym 46114 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 46133 $PACKER_VCC_NET
.sym 46138 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46148 $PACKER_VCC_NET
.sym 46156 $PACKER_VCC_NET
.sym 46159 u_accel.u_temporal_accumulator.timer[16]
.sym 46162 u_accel.u_temporal_accumulator.timer[19]
.sym 46168 u_accel.u_temporal_accumulator.timer[17]
.sym 46169 u_accel.u_temporal_accumulator.timer[18]
.sym 46171 u_accel.u_temporal_accumulator.timer[20]
.sym 46172 u_accel.u_temporal_accumulator.timer[21]
.sym 46174 event_valid_SB_DFFSR_Q_D[2]
.sym 46175 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46177 $PACKER_VCC_NET
.sym 46178 u_accel.u_temporal_accumulator.timer[16]
.sym 46181 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46183 u_accel.u_temporal_accumulator.timer[17]
.sym 46184 $PACKER_VCC_NET
.sym 46187 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46189 u_accel.u_temporal_accumulator.timer[18]
.sym 46193 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46195 $PACKER_VCC_NET
.sym 46196 u_accel.u_temporal_accumulator.timer[19]
.sym 46199 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 46201 u_accel.u_temporal_accumulator.timer[20]
.sym 46202 $PACKER_VCC_NET
.sym 46205 $nextpnr_ICESTORM_LC_20$I3
.sym 46207 u_accel.u_temporal_accumulator.timer[21]
.sym 46211 $nextpnr_ICESTORM_LC_20$COUT
.sym 46214 $PACKER_VCC_NET
.sym 46215 $nextpnr_ICESTORM_LC_20$I3
.sym 46219 event_valid_SB_DFFSR_Q_D[2]
.sym 46221 $nextpnr_ICESTORM_LC_20$COUT
.sym 46225 u_rx.rx_sync
.sym 46250 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 46272 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 46282 u_rx.rx_sync
.sym 46284 event_valid_SB_DFFSR_Q_D[2]
.sym 46325 u_rx.rx_sync
.sym 46335 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 46337 event_valid_SB_DFFSR_Q_D[2]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46358 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 46370 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46389 u_accel.window_phase
.sym 46416 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46422 u_accel.window_phase
.sym 46468 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46502 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 46505 $PACKER_VCC_NET
.sym 46625 $PACKER_VCC_NET
.sym 46628 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 46639 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46648 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46677 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46716 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46727 $PACKER_VCC_NET
.sym 46990 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47113 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47222 pkt_y_SB_DFFESR_Q_8_E
.sym 47252 rx_data[2]
.sym 47261 rx_data[1]
.sym 47262 rx_data[5]
.sym 47268 pkt_y_SB_DFFESR_Q_8_E
.sym 47283 rx_data[2]
.sym 47315 rx_data[5]
.sym 47328 rx_data[1]
.sym 47329 pkt_y_SB_DFFESR_Q_8_E
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47490 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47596 uart_tx$SB_IO_OUT
.sym 47606 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47634 pkt_state[2]
.sym 47635 pkt_state[3]
.sym 47642 event_valid_SB_DFFSR_Q_D[2]
.sym 47645 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47694 event_valid_SB_DFFSR_Q_D[2]
.sym 47695 pkt_state[2]
.sym 47696 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47697 pkt_state[3]
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47839 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 47992 u_accel.accum_valid
.sym 47999 u_accel.window_complete
.sym 48019 event_valid_SB_DFFSR_Q_D[2]
.sym 48047 u_accel.window_complete
.sym 48052 u_accel.accum_valid
.sym 48054 event_valid_SB_DFFSR_Q_D[2]
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48101 event_valid_SB_DFFSR_Q_D[2]
.sym 48117 tx_busy
.sym 48124 tx_valid_SB_DFFSR_Q_R
.sym 48168 tx_busy
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 tx_valid_SB_DFFSR_Q_R
.sym 48222 tx_valid
.sym 48228 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48236 u_tx.busy_SB_DFFESR_Q_E
.sym 48238 tx_valid
.sym 48252 u_tx.state[3]
.sym 48303 tx_valid
.sym 48305 u_tx.state[3]
.sym 48313 u_tx.busy_SB_DFFESR_Q_E
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48362 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48364 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 48365 event_valid_SB_DFFSR_Q_D[2]
.sym 48367 u_tx.state[3]
.sym 48370 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48384 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48388 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48408 event_valid_SB_DFFSR_Q_D[2]
.sym 48410 u_tx.state[3]
.sym 48411 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48420 u_tx.state[3]
.sym 48422 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48423 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48432 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 48433 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48434 u_tx.state[3]
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48482 event_valid_SB_DFFSR_Q_D[2]
.sym 48485 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48489 u_tx.state[2]
.sym 48491 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48492 tx_valid
.sym 48498 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48511 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48520 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48522 event_valid_SB_DFFSR_Q_D[2]
.sym 48525 u_tx.state[2]
.sym 48526 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48527 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48528 tx_valid
.sym 48543 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48544 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48545 tx_valid
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48576 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48589 event_valid_SB_DFFSR_Q_D[2]
.sym 48810 clk$SB_IO_IN
.sym 48882 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 48906 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 49034 uart_rx$SB_IO_IN
.sym 49067 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49081 uart_rx$SB_IO_IN
.sym 49349 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49470 uart_rx$SB_IO_IN
.sym 49635 u_accel.u_temporal_accumulator.timer[0]
.sym 49675 u_accel.u_temporal_accumulator.timer[0]
.sym 49685 clk$SB_IO_IN_$glb_clk
.sym 49686 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 49729 u_accel.u_temporal_accumulator.timer[1]
.sym 49733 u_accel.u_temporal_accumulator.timer[5]
.sym 49734 u_accel.u_temporal_accumulator.timer[0]
.sym 49735 u_accel.u_temporal_accumulator.timer[7]
.sym 49738 u_accel.u_temporal_accumulator.timer[2]
.sym 49739 u_accel.u_temporal_accumulator.timer[3]
.sym 49740 u_accel.u_temporal_accumulator.timer[4]
.sym 49742 u_accel.u_temporal_accumulator.timer[6]
.sym 49760 $nextpnr_ICESTORM_LC_7$O
.sym 49763 u_accel.u_temporal_accumulator.timer[0]
.sym 49766 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 49769 u_accel.u_temporal_accumulator.timer[1]
.sym 49772 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 49774 u_accel.u_temporal_accumulator.timer[2]
.sym 49778 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 49780 u_accel.u_temporal_accumulator.timer[3]
.sym 49784 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 49786 u_accel.u_temporal_accumulator.timer[4]
.sym 49790 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 49793 u_accel.u_temporal_accumulator.timer[5]
.sym 49796 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 49798 u_accel.u_temporal_accumulator.timer[6]
.sym 49802 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49805 u_accel.u_temporal_accumulator.timer[7]
.sym 49845 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49846 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49852 u_accel.u_temporal_accumulator.timer[9]
.sym 49854 u_accel.u_temporal_accumulator.timer[11]
.sym 49855 u_accel.u_temporal_accumulator.timer[12]
.sym 49859 u_accel.u_temporal_accumulator.timer[8]
.sym 49866 u_accel.u_temporal_accumulator.timer[15]
.sym 49869 u_accel.u_temporal_accumulator.timer[10]
.sym 49872 u_accel.u_temporal_accumulator.timer[13]
.sym 49873 u_accel.u_temporal_accumulator.timer[14]
.sym 49883 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49885 u_accel.u_temporal_accumulator.timer[8]
.sym 49887 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49889 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 49892 u_accel.u_temporal_accumulator.timer[9]
.sym 49893 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49895 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 49898 u_accel.u_temporal_accumulator.timer[10]
.sym 49899 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 49901 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 49904 u_accel.u_temporal_accumulator.timer[11]
.sym 49905 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 49907 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 49910 u_accel.u_temporal_accumulator.timer[12]
.sym 49911 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 49913 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 49916 u_accel.u_temporal_accumulator.timer[13]
.sym 49917 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 49919 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 49922 u_accel.u_temporal_accumulator.timer[14]
.sym 49923 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 49925 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 49927 u_accel.u_temporal_accumulator.timer[15]
.sym 49929 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 49931 clk$SB_IO_IN_$glb_clk
.sym 49932 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 49962 uart_rx$SB_IO_IN
.sym 49969 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 49974 u_accel.u_temporal_accumulator.timer[16]
.sym 49985 u_accel.u_temporal_accumulator.timer[19]
.sym 49986 u_accel.u_temporal_accumulator.timer[20]
.sym 49991 u_accel.u_temporal_accumulator.timer[17]
.sym 49995 u_accel.u_temporal_accumulator.timer[21]
.sym 50000 u_accel.u_temporal_accumulator.timer[18]
.sym 50006 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 50009 u_accel.u_temporal_accumulator.timer[16]
.sym 50010 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 50012 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 50015 u_accel.u_temporal_accumulator.timer[17]
.sym 50016 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 50018 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 50020 u_accel.u_temporal_accumulator.timer[18]
.sym 50022 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 50024 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 50026 u_accel.u_temporal_accumulator.timer[19]
.sym 50028 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 50030 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 50032 u_accel.u_temporal_accumulator.timer[20]
.sym 50034 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 50037 u_accel.u_temporal_accumulator.timer[21]
.sym 50040 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 50054 clk$SB_IO_IN_$glb_clk
.sym 50055 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 50122 uart_rx$SB_IO_IN
.sym 50132 uart_rx$SB_IO_IN
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50178 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 52051 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 52544 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 52683 event_valid_SB_DFFSR_Q_D[2]
.sym 52703 event_valid_SB_DFFSR_Q_D[2]
.sym 52711 clk$SB_IO_IN
.sym 52713 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52730 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56514 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 56532 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 56753 uart_tx$SB_IO_OUT
.sym 57250 uart_tx$SB_IO_OUT
.sym 57746 uart_tx$SB_IO_OUT
.sym 58233 uart_tx$SB_IO_OUT
.sym 58736 uart_tx$SB_IO_OUT
.sym 60374 uart_tx$SB_IO_OUT
.sym 60389 uart_tx$SB_IO_OUT
.sym 61446 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 68033 clk$SB_IO_IN
.sym 72085 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 72581 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 75697 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 75721 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 78867 clk$SB_IO_IN
.sym 78891 clk$SB_IO_IN
.sym 103590 u_accel.window_complete
.sym 103591 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103592 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 103602 u_accel.window_complete
.sym 103603 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103604 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 103610 u_accel.window_complete
.sym 103611 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103612 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 103621 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103641 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103650 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103655 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 103656 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103659 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 103660 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103663 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 103664 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103667 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 103668 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103671 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 103672 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103675 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 103676 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103679 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 103680 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103683 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 103684 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103687 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 103688 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103691 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 103692 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103693 u_accel.window_complete
.sym 103694 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 103695 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 103696 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103698 u_accel.window_complete
.sym 103699 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103700 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 103702 u_accel.window_complete
.sym 103703 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 103704 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 103706 u_accel.window_complete
.sym 103707 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103708 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 103710 u_accel.window_complete
.sym 103711 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103712 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 103713 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 103717 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 103721 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 103725 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 103729 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103733 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 103737 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 103741 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 103746 u_accel.early_count[0]
.sym 103747 u_accel.late_count[0]
.sym 103750 u_accel.early_count[1]
.sym 103751 u_accel.late_count[1]
.sym 103754 u_accel.early_count[2]
.sym 103755 u_accel.late_count[2]
.sym 103756 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 103758 u_accel.early_count[3]
.sym 103759 u_accel.late_count[3]
.sym 103760 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 103762 u_accel.early_count[4]
.sym 103763 u_accel.late_count[4]
.sym 103764 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 103766 u_accel.early_count[5]
.sym 103767 u_accel.late_count[5]
.sym 103768 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 103770 u_accel.early_count[6]
.sym 103771 u_accel.late_count[6]
.sym 103772 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 103774 u_accel.early_count[7]
.sym 103775 u_accel.late_count[7]
.sym 103776 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 103778 u_accel.early_count[8]
.sym 103779 u_accel.late_count[8]
.sym 103780 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 103782 u_accel.early_count[9]
.sym 103783 u_accel.late_count[9]
.sym 103784 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 103786 u_accel.early_count[10]
.sym 103787 u_accel.late_count[10]
.sym 103788 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 103790 u_accel.early_count[11]
.sym 103791 u_accel.late_count[11]
.sym 103792 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103825 u_accel.u_motion_computer.sum_count[11]
.sym 103829 u_accel.u_motion_computer.sum_count[4]
.sym 103833 u_accel.u_motion_computer.sum_count[3]
.sym 103837 u_accel.u_motion_computer.sum_count[10]
.sym 103849 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103853 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 103857 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 103869 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 103905 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 103909 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 103917 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 103921 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 103928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103933 u_accel.delta_x[5]
.sym 103934 u_accel.delta_x[4]
.sym 103935 u_accel.delta_x[3]
.sym 103936 u_accel.delta_x[2]
.sym 103938 heartbeat_cnt[0]
.sym 103943 heartbeat_cnt[1]
.sym 103944 heartbeat_cnt[0]
.sym 103947 heartbeat_cnt[2]
.sym 103948 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 103951 heartbeat_cnt[3]
.sym 103952 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 103955 heartbeat_cnt[4]
.sym 103956 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 103959 heartbeat_cnt[5]
.sym 103960 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 103963 heartbeat_cnt[6]
.sym 103964 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 103967 heartbeat_cnt[7]
.sym 103968 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 103971 heartbeat_cnt[8]
.sym 103972 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 103975 heartbeat_cnt[9]
.sym 103976 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 103979 heartbeat_cnt[10]
.sym 103980 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 103983 heartbeat_cnt[11]
.sym 103984 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 103987 heartbeat_cnt[12]
.sym 103988 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 103991 heartbeat_cnt[13]
.sym 103992 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 103995 heartbeat_cnt[14]
.sym 103996 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 103999 heartbeat_cnt[15]
.sym 104000 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 104003 heartbeat_cnt[16]
.sym 104004 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 104007 heartbeat_cnt[17]
.sym 104008 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 104011 heartbeat_cnt[18]
.sym 104012 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 104015 heartbeat_cnt[19]
.sym 104016 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 104019 heartbeat_cnt[20]
.sym 104020 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 104023 heartbeat_cnt[21]
.sym 104024 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 104027 heartbeat_cnt[22]
.sym 104028 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104037 u_accel.delta_x[12]
.sym 104038 u_accel.delta_x[11]
.sym 104039 u_accel.delta_x[9]
.sym 104040 u_accel.delta_x[6]
.sym 104041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104045 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104049 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104054 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 104055 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 104056 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 104058 u_accel.delta_x[16]
.sym 104059 u_accel.delta_x[15]
.sym 104060 u_accel.delta_x[14]
.sym 104061 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104073 gesture_led_cnt[19]
.sym 104074 gesture_led_cnt[18]
.sym 104075 gesture_led_cnt[17]
.sym 104076 gesture_led_cnt[16]
.sym 104084 heartbeat_cnt[0]
.sym 104098 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104101 gesture_valid
.sym 104102 gesture_led_cnt[15]
.sym 104103 $PACKER_VCC_NET
.sym 104104 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104105 gesture_valid
.sym 104106 gesture_led_cnt[16]
.sym 104107 $PACKER_VCC_NET
.sym 104108 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104109 gesture_valid
.sym 104110 gesture_led_cnt[17]
.sym 104111 $PACKER_VCC_NET
.sym 104112 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104113 gesture_valid
.sym 104114 gesture_led_cnt[18]
.sym 104115 $PACKER_VCC_NET
.sym 104116 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104117 gesture_valid
.sym 104118 gesture_led_cnt[19]
.sym 104119 $PACKER_VCC_NET
.sym 104120 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104121 gesture_led_cnt[2]
.sym 104122 gesture_led_cnt[1]
.sym 104123 gesture_led_cnt[0]
.sym 104124 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 104125 gesture_led_cnt[7]
.sym 104126 gesture_led_cnt[6]
.sym 104127 gesture_led_cnt[5]
.sym 104128 gesture_led_cnt[4]
.sym 104130 gesture_led_cnt[0]
.sym 104133 gesture_valid
.sym 104134 gesture_led_cnt[1]
.sym 104135 $PACKER_VCC_NET
.sym 104136 gesture_led_cnt[0]
.sym 104137 gesture_valid
.sym 104138 gesture_led_cnt[2]
.sym 104139 $PACKER_VCC_NET
.sym 104140 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 104141 gesture_valid
.sym 104142 gesture_led_cnt[3]
.sym 104143 $PACKER_VCC_NET
.sym 104144 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 104145 gesture_valid
.sym 104146 gesture_led_cnt[4]
.sym 104147 $PACKER_VCC_NET
.sym 104148 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 104149 gesture_valid
.sym 104150 gesture_led_cnt[5]
.sym 104151 $PACKER_VCC_NET
.sym 104152 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 104153 gesture_valid
.sym 104154 gesture_led_cnt[6]
.sym 104155 $PACKER_VCC_NET
.sym 104156 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 104157 gesture_valid
.sym 104158 gesture_led_cnt[7]
.sym 104159 $PACKER_VCC_NET
.sym 104160 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 104161 gesture_valid
.sym 104162 gesture_led_cnt[8]
.sym 104163 $PACKER_VCC_NET
.sym 104164 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 104165 gesture_valid
.sym 104166 gesture_led_cnt[9]
.sym 104167 $PACKER_VCC_NET
.sym 104168 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 104169 gesture_valid
.sym 104170 gesture_led_cnt[10]
.sym 104171 $PACKER_VCC_NET
.sym 104172 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104173 gesture_valid
.sym 104174 gesture_led_cnt[11]
.sym 104175 $PACKER_VCC_NET
.sym 104176 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104177 gesture_valid
.sym 104178 gesture_led_cnt[12]
.sym 104179 $PACKER_VCC_NET
.sym 104180 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104181 gesture_valid
.sym 104182 gesture_led_cnt[13]
.sym 104183 $PACKER_VCC_NET
.sym 104184 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104185 gesture_valid
.sym 104186 gesture_led_cnt[14]
.sym 104187 $PACKER_VCC_NET
.sym 104188 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104192 $nextpnr_ICESTORM_LC_33$I3
.sym 104198 gesture_led_cnt[3]
.sym 104199 led_gesture_valid_SB_LUT4_O_I2[1]
.sym 104200 led_gesture_valid_SB_LUT4_O_I2[2]
.sym 104201 gesture_led_cnt[15]
.sym 104202 gesture_led_cnt[14]
.sym 104203 gesture_led_cnt[13]
.sym 104204 gesture_led_cnt[12]
.sym 104213 gesture_led_cnt[10]
.sym 104214 gesture_led_cnt[9]
.sym 104215 gesture_led_cnt[8]
.sym 104216 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104218 gesture_led_cnt[11]
.sym 104219 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104220 led_gesture_valid_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104226 activity_led_cnt[0]
.sym 104229 event_valid
.sym 104230 activity_led_cnt[1]
.sym 104231 $PACKER_VCC_NET
.sym 104232 activity_led_cnt[0]
.sym 104233 event_valid
.sym 104234 activity_led_cnt[2]
.sym 104235 $PACKER_VCC_NET
.sym 104236 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 104237 event_valid
.sym 104238 activity_led_cnt[3]
.sym 104239 $PACKER_VCC_NET
.sym 104240 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 104241 event_valid
.sym 104242 activity_led_cnt[4]
.sym 104243 $PACKER_VCC_NET
.sym 104244 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 104245 event_valid
.sym 104246 activity_led_cnt[5]
.sym 104247 $PACKER_VCC_NET
.sym 104248 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 104249 event_valid
.sym 104250 activity_led_cnt[6]
.sym 104251 $PACKER_VCC_NET
.sym 104252 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 104253 event_valid
.sym 104254 activity_led_cnt[7]
.sym 104255 $PACKER_VCC_NET
.sym 104256 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 104257 event_valid
.sym 104258 activity_led_cnt[8]
.sym 104259 $PACKER_VCC_NET
.sym 104260 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104261 event_valid
.sym 104262 activity_led_cnt[9]
.sym 104263 $PACKER_VCC_NET
.sym 104264 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104265 event_valid
.sym 104266 activity_led_cnt[10]
.sym 104267 $PACKER_VCC_NET
.sym 104268 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104269 event_valid
.sym 104270 activity_led_cnt[11]
.sym 104271 $PACKER_VCC_NET
.sym 104272 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104273 event_valid
.sym 104274 activity_led_cnt[12]
.sym 104275 $PACKER_VCC_NET
.sym 104276 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104277 event_valid
.sym 104278 activity_led_cnt[13]
.sym 104279 $PACKER_VCC_NET
.sym 104280 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104281 event_valid
.sym 104282 activity_led_cnt[14]
.sym 104283 $PACKER_VCC_NET
.sym 104284 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104288 $nextpnr_ICESTORM_LC_36$I3
.sym 104548 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104578 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104583 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104587 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104588 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104591 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104592 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104595 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104596 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104599 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104600 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104603 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104604 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104607 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104608 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104611 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104612 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104615 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104616 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104619 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104620 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104623 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104624 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104635 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104636 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104642 u_accel.window_complete
.sym 104643 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 104644 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 104650 u_accel.window_complete
.sym 104651 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104652 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 104654 u_accel.window_complete
.sym 104655 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 104656 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 104670 u_accel.window_complete
.sym 104671 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104672 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104673 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104681 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104693 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104705 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104709 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104713 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 104717 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104721 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104725 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 104729 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104733 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104737 u_accel.u_motion_computer.sum_count[6]
.sym 104745 u_accel.u_motion_computer.sum_count[9]
.sym 104749 u_accel.u_motion_computer.sum_count[7]
.sym 104756 u_accel.early_sum_x[11]
.sym 104757 u_accel.u_motion_computer.sum_count[8]
.sym 104761 u_accel.u_motion_computer.sum_count[2]
.sym 104765 u_accel.u_motion_computer.sum_count[5]
.sym 104770 u_accel.total_events[2]
.sym 104774 u_accel.total_events[3]
.sym 104775 $PACKER_VCC_NET
.sym 104778 u_accel.total_events[4]
.sym 104782 u_accel.total_events[5]
.sym 104783 $PACKER_VCC_NET
.sym 104786 u_accel.total_events[6]
.sym 104787 $PACKER_VCC_NET
.sym 104790 u_accel.total_events[7]
.sym 104791 $PACKER_VCC_NET
.sym 104794 u_accel.total_events[8]
.sym 104795 $PACKER_VCC_NET
.sym 104798 u_accel.total_events[9]
.sym 104799 $PACKER_VCC_NET
.sym 104802 u_accel.total_events[10]
.sym 104803 $PACKER_VCC_NET
.sym 104806 u_accel.total_events[11]
.sym 104807 $PACKER_VCC_NET
.sym 104812 $nextpnr_ICESTORM_LC_11$I3
.sym 104816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104818 u_accel.window_complete
.sym 104819 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104820 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104830 u_accel.window_complete
.sym 104831 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104832 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104834 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104839 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104840 u_accel.u_motion_computer.diff_x[1]
.sym 104843 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104847 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104855 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104859 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104860 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104864 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104883 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104884 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104895 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104896 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104899 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104906 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104907 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 104908 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 104914 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104915 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104918 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104919 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 104920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 104922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 104924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 104926 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 104928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 104930 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104931 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104932 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 104934 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104935 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104937 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104942 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104943 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104944 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 104946 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104947 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104948 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 104950 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104952 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 104954 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104955 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104958 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104959 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104960 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 104962 u_accel.abs_delta_x[0]
.sym 104966 u_accel.abs_delta_x[1]
.sym 104970 u_accel.abs_delta_x[2]
.sym 104974 u_accel.abs_delta_x[3]
.sym 104978 u_accel.abs_delta_x[4]
.sym 104982 u_accel.abs_delta_x[5]
.sym 104986 u_accel.abs_delta_x[6]
.sym 104990 u_accel.abs_delta_x[7]
.sym 104994 u_accel.abs_delta_x[8]
.sym 104995 $PACKER_VCC_NET
.sym 104998 u_accel.abs_delta_x[9]
.sym 104999 $PACKER_VCC_NET
.sym 105002 u_accel.abs_delta_x[10]
.sym 105003 $PACKER_VCC_NET
.sym 105006 u_accel.abs_delta_x[11]
.sym 105007 $PACKER_VCC_NET
.sym 105010 u_accel.abs_delta_x[12]
.sym 105011 $PACKER_VCC_NET
.sym 105014 u_accel.abs_delta_x[13]
.sym 105015 $PACKER_VCC_NET
.sym 105018 u_accel.abs_delta_x[14]
.sym 105019 $PACKER_VCC_NET
.sym 105022 u_accel.abs_delta_x[15]
.sym 105023 $PACKER_VCC_NET
.sym 105026 u_accel.abs_delta_x[16]
.sym 105027 $PACKER_VCC_NET
.sym 105030 u_accel.abs_delta_x[17]
.sym 105031 $PACKER_VCC_NET
.sym 105036 $nextpnr_ICESTORM_LC_1$I3
.sym 105038 u_accel.abs_delta_y[5]
.sym 105039 u_accel.abs_delta_x[5]
.sym 105040 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 105044 u_accel.abs_delta_x[0]
.sym 105045 u_accel.u_motion_computer.diff_x[0]
.sym 105055 u_accel.abs_delta_x[2]
.sym 105056 u_accel.abs_delta_y[2]
.sym 105058 u_accel.abs_delta_y[0]
.sym 105059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105060 $PACKER_VCC_NET
.sym 105062 u_accel.abs_delta_y[1]
.sym 105063 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105064 u_accel.abs_delta_x[1]
.sym 105066 u_accel.abs_delta_y[2]
.sym 105067 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105068 u_accel.abs_delta_x[2]
.sym 105070 u_accel.abs_delta_y[3]
.sym 105071 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105072 u_accel.abs_delta_x[3]
.sym 105074 u_accel.abs_delta_y[4]
.sym 105075 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105076 u_accel.abs_delta_x[4]
.sym 105078 u_accel.abs_delta_y[5]
.sym 105079 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105080 u_accel.abs_delta_x[5]
.sym 105082 u_accel.abs_delta_y[6]
.sym 105083 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105084 u_accel.abs_delta_x[6]
.sym 105086 u_accel.abs_delta_y[7]
.sym 105087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105088 u_accel.abs_delta_x[7]
.sym 105090 u_accel.abs_delta_y[8]
.sym 105091 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105092 u_accel.abs_delta_x[8]
.sym 105094 u_accel.abs_delta_y[9]
.sym 105095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105096 u_accel.abs_delta_x[9]
.sym 105098 u_accel.abs_delta_y[10]
.sym 105099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105100 u_accel.abs_delta_x[10]
.sym 105102 u_accel.abs_delta_y[11]
.sym 105103 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105104 u_accel.abs_delta_x[11]
.sym 105106 u_accel.abs_delta_y[12]
.sym 105107 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105108 u_accel.abs_delta_x[12]
.sym 105110 u_accel.abs_delta_y[13]
.sym 105111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105112 u_accel.abs_delta_x[13]
.sym 105114 u_accel.abs_delta_y[14]
.sym 105115 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105116 u_accel.abs_delta_x[14]
.sym 105118 u_accel.abs_delta_y[15]
.sym 105119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105120 u_accel.abs_delta_x[15]
.sym 105122 u_accel.abs_delta_y[16]
.sym 105123 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105124 u_accel.abs_delta_x[16]
.sym 105126 u_accel.abs_delta_y[17]
.sym 105127 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105128 u_accel.abs_delta_x[17]
.sym 105130 $PACKER_VCC_NET
.sym 105132 $nextpnr_ICESTORM_LC_30$I3
.sym 105134 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 105135 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 105136 $nextpnr_ICESTORM_LC_30$COUT
.sym 105137 u_accel.abs_delta_x[14]
.sym 105138 u_accel.abs_delta_y[14]
.sym 105139 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105140 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 105143 gesture_led_cnt[0]
.sym 105144 gesture_valid
.sym 105146 gesture_valid
.sym 105147 event_valid_SB_DFFSR_Q_D[2]
.sym 105148 led_gesture_valid$SB_IO_OUT
.sym 105149 u_accel.abs_delta_x[17]
.sym 105150 u_accel.abs_delta_y[17]
.sym 105151 u_accel.abs_delta_x[7]
.sym 105152 u_accel.abs_delta_y[7]
.sym 105155 u_accel.abs_delta_x[6]
.sym 105156 u_accel.abs_delta_y[6]
.sym 105157 u_accel.abs_delta_y[12]
.sym 105158 u_accel.abs_delta_x[12]
.sym 105159 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 105160 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 105178 u_accel.abs_delta_x[8]
.sym 105179 u_accel.abs_delta_y[8]
.sym 105180 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105193 activity_led_cnt[1]
.sym 105194 activity_led_cnt[0]
.sym 105195 led_activity_SB_LUT4_O_I2[2]
.sym 105196 led_activity_SB_LUT4_O_I2[3]
.sym 105198 event_valid
.sym 105199 event_valid_SB_DFFSR_Q_D[2]
.sym 105200 led_activity$SB_IO_OUT
.sym 105201 activity_led_cnt[5]
.sym 105202 activity_led_cnt[4]
.sym 105203 activity_led_cnt[3]
.sym 105204 activity_led_cnt[2]
.sym 105215 event_valid
.sym 105216 activity_led_cnt[0]
.sym 105218 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105221 event_valid
.sym 105222 activity_led_cnt[15]
.sym 105223 $PACKER_VCC_NET
.sym 105224 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105225 event_valid
.sym 105226 activity_led_cnt[16]
.sym 105227 $PACKER_VCC_NET
.sym 105228 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105229 event_valid
.sym 105230 activity_led_cnt[17]
.sym 105231 $PACKER_VCC_NET
.sym 105232 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105234 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105235 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105236 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105237 activity_led_cnt[13]
.sym 105238 activity_led_cnt[12]
.sym 105239 activity_led_cnt[11]
.sym 105240 activity_led_cnt[10]
.sym 105241 activity_led_cnt[9]
.sym 105242 activity_led_cnt[8]
.sym 105243 activity_led_cnt[7]
.sym 105244 activity_led_cnt[6]
.sym 105245 activity_led_cnt[17]
.sym 105246 activity_led_cnt[16]
.sym 105247 activity_led_cnt[15]
.sym 105248 activity_led_cnt[14]
.sym 105552 u_accel.early_sum_x[6]
.sym 105553 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105565 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 105570 u_accel.compressed_x[0]
.sym 105571 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 105574 u_accel.compressed_x[1]
.sym 105575 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 105576 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 105578 u_accel.compressed_x[2]
.sym 105579 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105580 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 105582 u_accel.compressed_x[3]
.sym 105583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105584 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 105586 u_accel.compressed_x[3]
.sym 105587 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105588 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 105590 u_accel.compressed_x[3]
.sym 105591 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105592 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 105594 u_accel.compressed_x[3]
.sym 105595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105596 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 105598 u_accel.compressed_x[3]
.sym 105599 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105600 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 105602 u_accel.compressed_x[3]
.sym 105603 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105604 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105606 u_accel.compressed_x[3]
.sym 105607 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105608 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105610 u_accel.compressed_x[3]
.sym 105611 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105612 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105614 u_accel.compressed_x[3]
.sym 105615 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105616 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105618 u_accel.compressed_x[3]
.sym 105619 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105620 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105622 u_accel.compressed_x[3]
.sym 105623 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105624 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105626 u_accel.compressed_x[3]
.sym 105627 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105628 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105630 u_accel.compressed_x[3]
.sym 105631 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 105632 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105634 u_accel.compressed_x[3]
.sym 105635 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105636 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105638 u_accel.compressed_x[3]
.sym 105639 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 105640 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105665 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105669 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105688 u_accel.early_sum_x[10]
.sym 105689 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105693 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 105698 u_accel.late_sum_x[0]
.sym 105699 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 105700 $PACKER_VCC_NET
.sym 105702 u_accel.late_sum_x[1]
.sym 105703 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 105704 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 105706 u_accel.late_sum_x[2]
.sym 105707 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 105708 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 105710 u_accel.late_sum_x[3]
.sym 105711 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 105712 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 105714 u_accel.late_sum_x[4]
.sym 105715 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 105716 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 105718 u_accel.late_sum_x[5]
.sym 105719 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 105720 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 105722 u_accel.late_sum_x[6]
.sym 105723 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 105724 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 105726 u_accel.late_sum_x[7]
.sym 105727 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 105728 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 105730 u_accel.late_sum_x[8]
.sym 105731 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 105732 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 105734 u_accel.late_sum_x[9]
.sym 105735 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 105736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 105738 u_accel.late_sum_x[10]
.sym 105739 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 105740 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 105742 u_accel.late_sum_x[11]
.sym 105743 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105744 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 105746 u_accel.late_sum_x[12]
.sym 105747 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 105748 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 105750 u_accel.late_sum_x[13]
.sym 105751 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 105752 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 105754 u_accel.late_sum_x[14]
.sym 105755 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 105756 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 105758 u_accel.late_sum_x[15]
.sym 105759 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 105760 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 105762 u_accel.late_sum_x[16]
.sym 105763 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 105764 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 105765 u_accel.early_sum_x[17]
.sym 105766 u_accel.late_sum_x[17]
.sym 105768 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105772 u_accel.early_sum_x[8]
.sym 105784 u_accel.early_sum_x[16]
.sym 105788 u_accel.early_sum_x[14]
.sym 105792 u_accel.early_sum_x[15]
.sym 105796 u_accel.u_motion_computer.diff_x[0]
.sym 105804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105812 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105820 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105824 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105832 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105836 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105840 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105866 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 105888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105893 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105905 u_accel.delta_x[13]
.sym 105906 u_accel.delta_x[10]
.sym 105907 u_accel.delta_x[8]
.sym 105908 u_accel.delta_x[7]
.sym 105909 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105914 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105915 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 105917 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 105926 u_accel.u_motion_computer.diff_x[0]
.sym 105927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105928 u_accel.u_motion_computer.diff_x[1]
.sym 105933 u_accel.u_motion_computer.diff_x[0]
.sym 105937 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105941 u_accel.delta_x[1]
.sym 105942 u_accel.delta_x[0]
.sym 105943 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 105944 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 105945 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105949 u_accel.u_motion_computer.diff_x[1]
.sym 105954 u_accel.abs_delta_x[3]
.sym 105958 u_accel.abs_delta_x[4]
.sym 105959 $PACKER_VCC_NET
.sym 105962 u_accel.abs_delta_x[5]
.sym 105963 $PACKER_VCC_NET
.sym 105966 u_accel.abs_delta_x[6]
.sym 105967 $PACKER_VCC_NET
.sym 105970 u_accel.abs_delta_x[7]
.sym 105971 $PACKER_VCC_NET
.sym 105974 u_accel.abs_delta_x[8]
.sym 105975 $PACKER_VCC_NET
.sym 105978 u_accel.abs_delta_x[9]
.sym 105979 $PACKER_VCC_NET
.sym 105982 u_accel.abs_delta_x[10]
.sym 105983 $PACKER_VCC_NET
.sym 105986 u_accel.abs_delta_x[11]
.sym 105987 $PACKER_VCC_NET
.sym 105990 u_accel.abs_delta_x[12]
.sym 105991 $PACKER_VCC_NET
.sym 105994 u_accel.abs_delta_x[13]
.sym 105995 $PACKER_VCC_NET
.sym 105998 u_accel.abs_delta_x[14]
.sym 105999 $PACKER_VCC_NET
.sym 106002 u_accel.abs_delta_x[15]
.sym 106003 $PACKER_VCC_NET
.sym 106006 u_accel.abs_delta_x[16]
.sym 106007 $PACKER_VCC_NET
.sym 106010 u_accel.abs_delta_x[17]
.sym 106011 $PACKER_VCC_NET
.sym 106015 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 106016 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106018 u_accel.abs_delta_y[3]
.sym 106022 u_accel.abs_delta_y[4]
.sym 106023 $PACKER_VCC_NET
.sym 106026 u_accel.abs_delta_y[5]
.sym 106027 $PACKER_VCC_NET
.sym 106030 u_accel.abs_delta_y[6]
.sym 106031 $PACKER_VCC_NET
.sym 106034 u_accel.abs_delta_y[7]
.sym 106035 $PACKER_VCC_NET
.sym 106038 u_accel.abs_delta_y[8]
.sym 106039 $PACKER_VCC_NET
.sym 106042 u_accel.abs_delta_y[9]
.sym 106043 $PACKER_VCC_NET
.sym 106046 u_accel.abs_delta_y[10]
.sym 106047 $PACKER_VCC_NET
.sym 106050 u_accel.abs_delta_y[11]
.sym 106051 $PACKER_VCC_NET
.sym 106054 u_accel.abs_delta_y[12]
.sym 106055 $PACKER_VCC_NET
.sym 106058 u_accel.abs_delta_y[13]
.sym 106059 $PACKER_VCC_NET
.sym 106062 u_accel.abs_delta_y[14]
.sym 106063 $PACKER_VCC_NET
.sym 106066 u_accel.abs_delta_y[15]
.sym 106067 $PACKER_VCC_NET
.sym 106070 u_accel.abs_delta_y[16]
.sym 106071 $PACKER_VCC_NET
.sym 106074 u_accel.abs_delta_y[17]
.sym 106075 $PACKER_VCC_NET
.sym 106080 $nextpnr_ICESTORM_LC_5$I3
.sym 106082 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 106083 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106084 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 106088 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106089 u_accel.abs_delta_y[16]
.sym 106090 u_accel.abs_delta_x[16]
.sym 106091 u_accel.abs_delta_y[13]
.sym 106092 u_accel.abs_delta_x[13]
.sym 106094 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 106095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 106096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 106100 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106103 u_accel.abs_delta_x[4]
.sym 106104 u_accel.abs_delta_y[4]
.sym 106105 u_accel.abs_delta_x[11]
.sym 106106 u_accel.abs_delta_y[11]
.sym 106107 u_accel.abs_delta_y[9]
.sym 106108 u_accel.abs_delta_x[9]
.sym 106109 u_accel.delta_x[17]
.sym 106110 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 106111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 106112 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 106117 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 106122 u_accel.motion_valid
.sym 106123 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 106124 event_valid_SB_DFFSR_Q_D[2]
.sym 106129 u_accel.motion_valid
.sym 106130 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 106131 event_valid_SB_DFFSR_Q_D[2]
.sym 106132 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106165 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106180 heartbeat_cnt[22]
.sym 106498 u_accel.window_complete
.sym 106499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106500 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 106526 u_accel.window_complete
.sym 106527 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 106529 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 106536 u_accel.early_sum_x[4]
.sym 106537 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106541 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 106545 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 106552 u_accel.early_sum_x[1]
.sym 106556 u_accel.early_sum_x[7]
.sym 106557 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 106562 u_accel.compressed_x[0]
.sym 106563 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 106566 u_accel.compressed_x[1]
.sym 106567 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 106568 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106570 u_accel.compressed_x[2]
.sym 106571 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 106572 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106574 u_accel.compressed_x[3]
.sym 106575 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 106576 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106578 u_accel.compressed_x[3]
.sym 106579 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 106580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106582 u_accel.compressed_x[3]
.sym 106583 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 106584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106586 u_accel.compressed_x[3]
.sym 106587 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 106588 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106590 u_accel.compressed_x[3]
.sym 106591 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 106592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106594 u_accel.compressed_x[3]
.sym 106595 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 106596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106598 u_accel.compressed_x[3]
.sym 106599 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 106600 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106602 u_accel.compressed_x[3]
.sym 106603 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 106604 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106606 u_accel.compressed_x[3]
.sym 106607 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 106608 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106610 u_accel.compressed_x[3]
.sym 106611 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 106612 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106614 u_accel.compressed_x[3]
.sym 106615 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 106616 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106618 u_accel.compressed_x[3]
.sym 106619 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 106620 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106622 u_accel.compressed_x[3]
.sym 106623 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 106624 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106626 u_accel.compressed_x[3]
.sym 106627 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 106628 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106630 u_accel.compressed_x[3]
.sym 106631 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 106632 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106634 u_accel.window_complete
.sym 106635 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106636 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 106638 u_accel.window_complete
.sym 106639 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106640 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106642 u_accel.window_complete
.sym 106643 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106644 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106646 u_accel.window_complete
.sym 106647 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106648 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 106650 u_accel.window_complete
.sym 106651 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 106656 u_accel.early_sum_x[2]
.sym 106657 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 106661 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106665 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 106672 u_accel.early_sum_x[3]
.sym 106676 u_accel.early_sum_x[0]
.sym 106677 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 106681 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 106685 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 106692 u_accel.early_sum_x[12]
.sym 106693 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106697 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 106704 u_accel.early_sum_x[9]
.sym 106705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106716 u_accel.early_sum_x[13]
.sym 106717 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106721 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106725 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 106729 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106733 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 106737 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 106741 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 106745 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 106749 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106754 u_accel.window_complete
.sym 106755 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106756 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106758 u_accel.window_complete
.sym 106759 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106760 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106770 u_accel.window_complete
.sym 106771 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106772 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 106778 u_accel.window_complete
.sym 106779 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106780 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 106782 u_accel.window_complete
.sym 106783 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106784 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106860 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106864 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106882 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106887 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106888 u_accel.u_motion_computer.diff_y[1]
.sym 106891 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106892 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106895 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106896 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106903 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106907 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106908 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106911 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106912 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106915 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106916 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106919 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106920 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106923 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106924 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106927 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106928 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106931 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106932 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106936 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106939 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106940 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106943 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106944 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106947 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106949 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106952 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106954 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106955 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106956 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 106958 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 106962 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106963 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 106968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106970 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106971 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 106974 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106975 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106976 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 106978 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106979 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 106982 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106983 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106984 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106986 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106987 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106989 u_accel.u_motion_computer.diff_y[0]
.sym 106994 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 106998 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106999 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107002 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107003 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107006 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107007 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107008 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107010 u_accel.u_motion_computer.diff_y[0]
.sym 107011 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107012 u_accel.u_motion_computer.diff_y[1]
.sym 107014 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107015 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107016 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107017 u_accel.abs_delta_y[15]
.sym 107018 u_accel.abs_delta_x[15]
.sym 107019 u_accel.abs_delta_x[10]
.sym 107020 u_accel.abs_delta_y[10]
.sym 107022 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107023 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107030 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107031 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107032 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107034 u_accel.abs_delta_y[3]
.sym 107035 u_accel.abs_delta_x[3]
.sym 107036 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 107038 u_accel.abs_delta_x[1]
.sym 107039 u_accel.abs_delta_y[1]
.sym 107040 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 107041 u_accel.abs_delta_x[7]
.sym 107042 u_accel.abs_delta_y[7]
.sym 107043 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107044 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107049 u_accel.abs_delta_x[4]
.sym 107050 u_accel.abs_delta_y[4]
.sym 107051 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107052 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107057 u_accel.abs_delta_x[6]
.sym 107058 u_accel.abs_delta_y[6]
.sym 107059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107060 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107065 u_accel.abs_delta_y[5]
.sym 107066 u_accel.abs_delta_x[5]
.sym 107067 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107068 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107074 u_accel.abs_delta_y[0]
.sym 107078 u_accel.abs_delta_y[1]
.sym 107082 u_accel.abs_delta_y[2]
.sym 107086 u_accel.abs_delta_y[3]
.sym 107090 u_accel.abs_delta_y[4]
.sym 107094 u_accel.abs_delta_y[5]
.sym 107098 u_accel.abs_delta_y[6]
.sym 107102 u_accel.abs_delta_y[7]
.sym 107106 u_accel.abs_delta_y[8]
.sym 107107 $PACKER_VCC_NET
.sym 107110 u_accel.abs_delta_y[9]
.sym 107111 $PACKER_VCC_NET
.sym 107114 u_accel.abs_delta_y[10]
.sym 107115 $PACKER_VCC_NET
.sym 107118 u_accel.abs_delta_y[11]
.sym 107119 $PACKER_VCC_NET
.sym 107122 u_accel.abs_delta_y[12]
.sym 107123 $PACKER_VCC_NET
.sym 107126 u_accel.abs_delta_y[13]
.sym 107127 $PACKER_VCC_NET
.sym 107130 u_accel.abs_delta_y[14]
.sym 107131 $PACKER_VCC_NET
.sym 107134 u_accel.abs_delta_y[15]
.sym 107135 $PACKER_VCC_NET
.sym 107138 u_accel.abs_delta_y[16]
.sym 107139 $PACKER_VCC_NET
.sym 107142 u_accel.abs_delta_y[17]
.sym 107143 $PACKER_VCC_NET
.sym 107148 $nextpnr_ICESTORM_LC_24$I3
.sym 107161 u_accel.u_motion_computer.stage1_valid
.sym 107165 u_accel.motion_valid
.sym 107494 u_accel.window_complete
.sym 107495 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107496 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107502 u_accel.window_complete
.sym 107503 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107504 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 107514 u_accel.window_complete
.sym 107515 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107516 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107518 u_accel.window_complete
.sym 107519 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107520 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107521 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 107525 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 107529 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 107536 u_accel.early_sum_y[1]
.sym 107540 u_accel.early_sum_x[5]
.sym 107544 u_accel.early_sum_y[6]
.sym 107548 u_accel.early_sum_y[5]
.sym 107549 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 107553 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 107560 u_accel.early_sum_y[0]
.sym 107564 u_accel.early_sum_y[2]
.sym 107568 u_accel.early_sum_y[3]
.sym 107572 u_accel.early_sum_y[7]
.sym 107573 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 107577 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 107581 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 107585 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107589 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 107593 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107597 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 107601 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107605 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107609 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107613 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 107618 u_accel.late_sum_y[0]
.sym 107619 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 107620 $PACKER_VCC_NET
.sym 107622 u_accel.late_sum_y[1]
.sym 107623 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 107624 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 107626 u_accel.late_sum_y[2]
.sym 107627 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 107628 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 107630 u_accel.late_sum_y[3]
.sym 107631 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 107632 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 107634 u_accel.late_sum_y[4]
.sym 107635 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 107636 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 107638 u_accel.late_sum_y[5]
.sym 107639 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 107640 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 107642 u_accel.late_sum_y[6]
.sym 107643 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 107644 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 107646 u_accel.late_sum_y[7]
.sym 107647 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 107648 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 107650 u_accel.late_sum_y[8]
.sym 107651 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 107652 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 107654 u_accel.late_sum_y[9]
.sym 107655 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 107656 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 107658 u_accel.late_sum_y[10]
.sym 107659 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 107660 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 107662 u_accel.late_sum_y[11]
.sym 107663 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 107664 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 107666 u_accel.late_sum_y[12]
.sym 107667 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 107668 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 107670 u_accel.late_sum_y[13]
.sym 107671 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 107672 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 107674 u_accel.late_sum_y[14]
.sym 107675 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 107676 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 107678 u_accel.late_sum_y[15]
.sym 107679 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 107680 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 107682 u_accel.late_sum_y[16]
.sym 107683 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 107684 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 107685 u_accel.early_sum_y[17]
.sym 107686 u_accel.late_sum_y[17]
.sym 107688 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 107692 u_accel.early_sum_y[14]
.sym 107696 u_accel.early_sum_y[8]
.sym 107708 u_accel.early_sum_y[13]
.sym 107712 u_accel.early_sum_y[9]
.sym 107744 u_accel.early_sum_y[16]
.sym 107801 event_x[4]
.sym 107848 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107852 u_accel.u_motion_computer.diff_y[0]
.sym 107868 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107872 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107876 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107880 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107884 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107888 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107892 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107896 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107905 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107909 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107917 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107921 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107929 u_accel.delta_y[5]
.sym 107930 u_accel.delta_y[4]
.sym 107931 u_accel.delta_y[3]
.sym 107932 u_accel.delta_y[2]
.sym 107933 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107937 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107941 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107945 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107957 u_accel.delta_y[13]
.sym 107958 u_accel.delta_y[10]
.sym 107959 u_accel.delta_y[8]
.sym 107960 u_accel.delta_y[7]
.sym 107961 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107965 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107973 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107977 u_accel.delta_y[16]
.sym 107978 u_accel.delta_y[15]
.sym 107979 u_accel.delta_y[14]
.sym 107980 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 107981 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107985 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107989 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107993 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107997 u_accel.delta_y[12]
.sym 107998 u_accel.delta_y[11]
.sym 107999 u_accel.delta_y[9]
.sym 108000 u_accel.delta_y[6]
.sym 108005 u_accel.delta_y[1]
.sym 108006 u_accel.delta_y[0]
.sym 108007 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 108008 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 108009 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108017 u_accel.u_motion_computer.diff_y[1]
.sym 108025 u_accel.u_motion_computer.diff_y[0]
.sym 108030 u_accel.delta_y[17]
.sym 108031 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 108032 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 108041 u_accel.class_gesture[1]
.sym 108049 u_accel.class_gesture[0]
.sym 108062 soft_rst_SB_LUT4_I2_O[0]
.sym 108063 soft_rst_SB_LUT4_I2_O[1]
.sym 108064 event_valid_SB_DFFSR_Q_D[2]
.sym 108065 u_accel.class_gesture[1]
.sym 108066 u_accel.class_gesture[0]
.sym 108067 u_accel.u_output_register.last_gesture[1]
.sym 108068 u_accel.u_output_register.last_gesture[0]
.sym 108073 u_accel.class_gesture[1]
.sym 108085 u_accel.class_gesture[0]
.sym 108089 u_accel.class_pass
.sym 108090 soft_rst_SB_LUT4_I2_O[0]
.sym 108091 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 108092 event_valid_SB_DFFSR_Q_D[2]
.sym 108103 u_accel.class_pass
.sym 108104 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 108105 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 108119 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 108120 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 108126 soft_rst_SB_LUT4_I2_O[0]
.sym 108127 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 108128 event_valid_SB_DFFSR_Q_D[2]
.sym 108145 u_accel.accum_valid
.sym 108175 u_accel.u_motion_computer.stage1_valid
.sym 108176 event_valid_SB_DFFSR_Q_D[2]
.sym 108482 u_accel.compressed_y[0]
.sym 108483 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 108486 u_accel.compressed_y[1]
.sym 108487 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 108488 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108490 u_accel.compressed_y[2]
.sym 108491 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 108492 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108494 u_accel.compressed_y[3]
.sym 108495 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 108496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108498 u_accel.compressed_y[3]
.sym 108499 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 108500 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108502 u_accel.compressed_y[3]
.sym 108503 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 108504 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108506 u_accel.compressed_y[3]
.sym 108507 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 108508 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108510 u_accel.compressed_y[3]
.sym 108511 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 108512 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108514 u_accel.compressed_y[3]
.sym 108515 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 108516 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108518 u_accel.compressed_y[3]
.sym 108519 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 108520 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108522 u_accel.compressed_y[3]
.sym 108523 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 108524 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108526 u_accel.compressed_y[3]
.sym 108527 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 108528 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108530 u_accel.compressed_y[3]
.sym 108531 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 108532 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108534 u_accel.compressed_y[3]
.sym 108535 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 108536 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108538 u_accel.compressed_y[3]
.sym 108539 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 108540 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108542 u_accel.compressed_y[3]
.sym 108543 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 108544 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108546 u_accel.compressed_y[3]
.sym 108547 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 108548 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108550 u_accel.compressed_y[3]
.sym 108551 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 108552 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108554 u_accel.window_complete
.sym 108555 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108556 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 108558 u_accel.window_complete
.sym 108559 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108560 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 108562 u_accel.window_complete
.sym 108563 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108564 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 108566 u_accel.window_complete
.sym 108567 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108568 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 108570 u_accel.window_complete
.sym 108571 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108572 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 108574 u_accel.window_complete
.sym 108575 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108576 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 108577 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108581 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108585 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 108589 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108593 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 108597 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108601 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108605 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 108609 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108616 u_accel.early_sum_y[10]
.sym 108617 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108621 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108625 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 108629 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108633 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 108637 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108644 u_accel.early_sum_y[15]
.sym 108646 u_accel.window_complete
.sym 108647 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108648 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 108650 u_accel.window_complete
.sym 108651 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108652 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 108656 u_accel.early_sum_y[11]
.sym 108662 u_accel.window_complete
.sym 108663 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108664 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 108670 u_accel.window_complete
.sym 108671 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108672 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 108673 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 108677 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 108681 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 108685 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 108689 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108701 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 108705 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108706 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108707 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108708 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108710 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108711 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108714 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108715 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108718 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108719 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108722 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 108723 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108725 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108726 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 108727 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 108728 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 108729 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108730 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 108731 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 108732 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108733 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108734 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 108735 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 108736 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 108737 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108738 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108739 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108740 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108741 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108742 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108744 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 108747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 108749 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108750 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108751 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108752 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108753 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108754 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108755 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108756 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108757 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108758 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108759 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108760 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108761 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108762 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108763 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108764 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108765 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108766 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108767 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108770 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108771 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108772 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108774 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108775 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108776 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108777 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108778 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108779 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108780 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108781 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108782 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108783 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108784 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108786 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 108787 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108788 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 108790 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108791 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108792 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108794 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108795 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108796 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108797 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108798 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108799 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108800 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108801 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 108802 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 108803 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 108804 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 108806 event_valid
.sym 108807 event_valid_SB_DFFSR_Q_D[1]
.sym 108808 event_valid_SB_DFFSR_Q_D[2]
.sym 108811 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108812 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108814 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 108815 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108816 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 108818 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 108819 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108820 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 108822 event_valid
.sym 108823 event_valid_SB_DFFSR_Q_D[1]
.sym 108824 event_valid_SB_DFFSR_Q_D[2]
.sym 108826 u_accel.u_input_fifo.wr_ptr[0]
.sym 108827 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 108828 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 108829 event_x[7]
.sym 108848 u_accel.u_input_fifo.rd_addr[0]
.sym 108850 u_accel.u_input_fifo.rd_addr[0]
.sym 108851 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 108852 event_valid_SB_DFFSR_Q_D[2]
.sym 108861 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 108862 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 108863 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[2]
.sym 108864 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[3]
.sym 108866 u_accel.u_input_fifo.rd_addr[0]
.sym 108871 u_accel.u_input_fifo.rd_addr[1]
.sym 108872 u_accel.u_input_fifo.rd_addr[0]
.sym 108875 u_accel.u_input_fifo.rd_addr[2]
.sym 108876 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108879 u_accel.u_input_fifo.rd_addr[3]
.sym 108880 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108881 u_accel.u_input_fifo.rd_addr[1]
.sym 108882 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108883 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 108884 event_valid_SB_DFFSR_Q_D[2]
.sym 108885 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108889 u_accel.u_input_fifo.rd_addr[2]
.sym 108890 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108891 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 108892 event_valid_SB_DFFSR_Q_D[2]
.sym 108893 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108905 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108913 u_accel.u_input_fifo.rd_addr[3]
.sym 108914 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108915 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 108916 event_valid_SB_DFFSR_Q_D[2]
.sym 108960 debug_event_count[0]
.sym 108962 event_valid
.sym 108963 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108964 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108971 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108972 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108973 event_valid
.sym 108974 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 108975 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 108976 event_valid_SB_DFFSR_Q_D[2]
.sym 108980 u_accel.u_input_fifo.count[0]
.sym 108987 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108988 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108994 u_accel.u_input_fifo.count[0]
.sym 108999 u_accel.u_input_fifo.count[1]
.sym 109003 u_accel.u_input_fifo.count[2]
.sym 109004 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109007 u_accel.u_input_fifo.count[3]
.sym 109008 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109009 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109010 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109011 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109012 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 109013 u_accel.u_input_fifo.count[3]
.sym 109014 u_accel.u_input_fifo.count[2]
.sym 109015 u_accel.u_input_fifo.count[1]
.sym 109016 u_accel.u_input_fifo.count[0]
.sym 109017 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109019 u_accel.u_input_fifo.count[1]
.sym 109020 u_accel.u_input_fifo.count[0]
.sym 109022 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109023 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 109024 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109026 u_accel.u_input_fifo.count[0]
.sym 109030 u_accel.u_input_fifo.count[1]
.sym 109031 $PACKER_VCC_NET
.sym 109034 u_accel.u_input_fifo.count[2]
.sym 109035 $PACKER_VCC_NET
.sym 109036 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 109038 u_accel.u_input_fifo.count[3]
.sym 109039 $PACKER_VCC_NET
.sym 109040 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109042 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109043 $PACKER_VCC_NET
.sym 109044 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109054 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 109055 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 109056 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109057 $PACKER_GND_NET
.sym 109065 $PACKER_GND_NET
.sym 109071 soft_rst_SB_LUT4_I2_O[0]
.sym 109072 event_valid_SB_DFFSR_Q_D[2]
.sym 109075 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 109076 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[1]
.sym 109078 u_accel.class_pass
.sym 109079 u_accel.u_output_register.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 109080 u_accel.u_gesture_classifier.pass_SB_LUT4_I2_O[0]
.sym 109081 soft_rst_SB_LUT4_I2_O[1]
.sym 109086 u_accel.u_output_register.match_count[2]
.sym 109087 u_accel.u_output_register.match_count[1]
.sym 109088 u_accel.u_output_register.match_count[0]
.sym 109446 u_accel.window_complete
.sym 109447 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109448 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 109450 u_accel.window_complete
.sym 109451 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109452 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 109454 u_accel.window_complete
.sym 109455 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109456 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 109458 u_accel.window_complete
.sym 109459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109460 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 109462 u_accel.window_complete
.sym 109463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109464 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 109466 u_accel.window_complete
.sym 109467 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109468 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 109474 u_accel.window_complete
.sym 109475 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109476 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 109494 u_accel.window_complete
.sym 109495 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 109500 u_accel.early_sum_y[4]
.sym 109506 u_accel.compressed_y[0]
.sym 109507 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109510 u_accel.compressed_y[1]
.sym 109511 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109512 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 109514 u_accel.compressed_y[2]
.sym 109515 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109516 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 109518 u_accel.compressed_y[3]
.sym 109519 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109520 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 109522 u_accel.compressed_y[3]
.sym 109523 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109524 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 109526 u_accel.compressed_y[3]
.sym 109527 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109528 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 109530 u_accel.compressed_y[3]
.sym 109531 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109532 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 109534 u_accel.compressed_y[3]
.sym 109535 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109536 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 109538 u_accel.compressed_y[3]
.sym 109539 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 109540 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 109542 u_accel.compressed_y[3]
.sym 109543 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109544 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 109546 u_accel.compressed_y[3]
.sym 109547 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 109548 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 109550 u_accel.compressed_y[3]
.sym 109551 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 109552 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 109554 u_accel.compressed_y[3]
.sym 109555 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 109556 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 109558 u_accel.compressed_y[3]
.sym 109559 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 109560 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 109562 u_accel.compressed_y[3]
.sym 109563 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109564 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 109566 u_accel.compressed_y[3]
.sym 109567 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 109568 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109570 u_accel.compressed_y[3]
.sym 109571 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 109572 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 109574 u_accel.compressed_y[3]
.sym 109575 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 109576 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109596 u_accel.early_sum_y[12]
.sym 109601 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109602 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109603 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109606 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109607 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109610 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109611 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109614 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109615 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109618 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 109619 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 109621 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109622 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 109623 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 109624 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 109625 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109626 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109627 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 109628 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109629 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109630 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 109631 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109632 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 109633 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109634 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 109635 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 109636 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 109637 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109638 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109640 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 109641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109661 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 109667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 109670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109671 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109672 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109674 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 109675 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109676 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 109679 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109680 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109681 event_y[4]
.sym 109685 event_y[1]
.sym 109690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 109691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109692 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 109694 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 109695 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109696 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 109698 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109699 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109700 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109701 event_y[2]
.sym 109705 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 109706 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 109707 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109708 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109710 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109711 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109712 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109713 event_x[0]
.sym 109718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 109719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109720 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 109721 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 109722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 109723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 109727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 109729 event_x[6]
.sym 109734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 109735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 109737 event_x[3]
.sym 109742 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 109743 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109744 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 109746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 109747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 109749 event_x[5]
.sym 109753 event_x[1]
.sym 109757 event_x[2]
.sym 109789 event_x[8]
.sym 109813 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 109826 u_accel.u_input_fifo.wr_ptr[0]
.sym 109831 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[1]
.sym 109832 u_accel.u_input_fifo.wr_ptr[0]
.sym 109835 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D_SB_LUT4_I1_O[0]
.sym 109836 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 109839 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 109840 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109844 u_accel.u_input_fifo.wr_ptr[0]
.sym 109847 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 109848 event_valid_SB_DFFSR_Q_D[2]
.sym 109854 event_valid
.sym 109855 event_valid_SB_DFFSR_Q_D[1]
.sym 109856 event_valid_SB_DFFSR_Q_D[2]
.sym 109869 event_valid_SB_DFFSR_Q_D[1]
.sym 109878 u_accel.compressed_valid
.sym 109879 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 109880 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 109890 debug_event_count[0]
.sym 109894 debug_event_count[1]
.sym 109898 debug_event_count[2]
.sym 109902 debug_event_count[3]
.sym 109906 debug_event_count[4]
.sym 109910 debug_event_count[5]
.sym 109914 debug_event_count[6]
.sym 109918 debug_event_count[7]
.sym 109924 $nextpnr_ICESTORM_LC_3$I3
.sym 109925 tx_state[7]
.sym 109926 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 109927 pending_gesture[1]
.sym 109928 pending_state[0]
.sym 109929 gesture_confidence[3]
.sym 109933 gesture_confidence[0]
.sym 109937 gesture[1]
.sym 109941 tx_state[7]
.sym 109942 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 109943 debug_event_count[4]
.sym 109944 pending_gesture[0]
.sym 109949 gesture_confidence[1]
.sym 109953 gesture_confidence[2]
.sym 109981 gesture[0]
.sym 109985 debug_state[0]
.sym 109997 debug_state[1]
.sym 110025 u_tx.clk_cnt[7]
.sym 110026 u_tx.clk_cnt[6]
.sym 110027 u_tx.clk_cnt[5]
.sym 110028 u_tx.clk_cnt[4]
.sym 110033 u_tx.clk_cnt[3]
.sym 110034 u_tx.clk_cnt[2]
.sym 110035 u_tx.clk_cnt[1]
.sym 110036 u_tx.clk_cnt[0]
.sym 110039 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 110040 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 110048 u_tx.clk_cnt[0]
.sym 110050 u_tx.clk_cnt[0]
.sym 110055 u_tx.clk_cnt[1]
.sym 110056 u_tx.clk_cnt[0]
.sym 110059 u_tx.clk_cnt[2]
.sym 110060 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110063 u_tx.clk_cnt[3]
.sym 110064 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 110067 u_tx.clk_cnt[4]
.sym 110068 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 110071 u_tx.clk_cnt[5]
.sym 110072 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 110075 u_tx.clk_cnt[6]
.sym 110076 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 110079 u_tx.clk_cnt[7]
.sym 110080 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 110338 u_rx.clk_cnt[0]
.sym 110343 u_rx.clk_cnt[1]
.sym 110344 u_rx.clk_cnt[0]
.sym 110347 u_rx.clk_cnt[2]
.sym 110348 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110351 u_rx.clk_cnt[3]
.sym 110352 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110355 u_rx.clk_cnt[4]
.sym 110356 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110359 u_rx.clk_cnt[5]
.sym 110360 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110363 u_rx.clk_cnt[6]
.sym 110364 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110365 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110366 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110367 u_rx.clk_cnt[7]
.sym 110368 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 110369 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110370 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110371 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 110372 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110373 u_rx.clk_cnt[7]
.sym 110374 u_rx.clk_cnt[6]
.sym 110375 u_rx.clk_cnt[5]
.sym 110376 u_rx.clk_cnt[4]
.sym 110377 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110378 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110379 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110380 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110382 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110383 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 110384 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 110385 u_rx.clk_cnt[3]
.sym 110386 u_rx.clk_cnt[2]
.sym 110387 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110388 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 110389 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110390 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 110391 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110392 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 110393 u_rx.clk_cnt[7]
.sym 110394 u_rx.clk_cnt[6]
.sym 110395 u_rx.clk_cnt[5]
.sym 110396 u_rx.clk_cnt[4]
.sym 110397 u_rx.clk_cnt[3]
.sym 110398 u_rx.clk_cnt[2]
.sym 110399 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110400 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 110411 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110412 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110421 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 110431 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110432 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110433 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 110434 event_valid_SB_DFFSR_Q_D[2]
.sym 110435 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 110436 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 110441 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110442 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110443 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110444 event_valid_SB_DFFSR_Q_D[2]
.sym 110466 u_rx.bit_idx[0]
.sym 110471 u_rx.bit_idx[1]
.sym 110472 u_rx.bit_idx[0]
.sym 110473 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110475 u_rx.bit_idx[2]
.sym 110476 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110487 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110488 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 110495 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110496 u_rx.bit_idx[0]
.sym 110500 u_rx.bit_idx[0]
.sym 110502 u_rx.bit_idx[0]
.sym 110503 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 110504 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 110507 u_rx.bit_idx[2]
.sym 110508 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 110511 u_accel.window_complete
.sym 110512 event_valid_SB_DFFSR_Q_D[2]
.sym 110524 u_rx.bit_idx[2]
.sym 110527 u_rx.bit_idx[1]
.sym 110528 u_rx.bit_idx[0]
.sym 110530 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110535 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110536 u_rx.bit_idx[1]
.sym 110539 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110540 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110542 $PACKER_VCC_NET
.sym 110544 $nextpnr_ICESTORM_LC_28$I3
.sym 110546 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 110547 u_rx.rx_data[0]
.sym 110548 $nextpnr_ICESTORM_LC_28$COUT
.sym 110590 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110591 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110592 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110594 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110595 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110598 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110600 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110601 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110602 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110603 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110606 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110607 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110608 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110609 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110610 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110612 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110614 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110616 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110617 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110618 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110619 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110624 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110626 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 110627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 110629 event_y[6]
.sym 110634 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 110635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 110637 event_y[3]
.sym 110642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 110643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 110646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 110647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 110650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 110651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 110653 event_y[7]
.sym 110657 event_y[8]
.sym 110665 event_y[0]
.sym 110681 event_y[5]
.sym 110693 pkt_x[1]
.sym 110697 pkt_x[2]
.sym 110701 pkt_x[4]
.sym 110705 pkt_x[7]
.sym 110709 pkt_x[5]
.sym 110713 pkt_x[6]
.sym 110717 pkt_x[0]
.sym 110725 pkt_x[3]
.sym 110737 pkt_x[8]
.sym 110745 pkt_state[1]
.sym 110746 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110747 event_valid_SB_DFFSR_Q_D[1]
.sym 110748 event_valid_SB_DFFSR_Q_D[2]
.sym 110749 pkt_y[8]
.sym 110753 pkt_state[3]
.sym 110754 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110755 pkt_state[0]
.sym 110756 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 110757 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110758 pkt_state[0]
.sym 110759 event_valid_SB_DFFSR_Q_D[2]
.sym 110760 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 110761 pkt_state[4]
.sym 110762 pkt_state[1]
.sym 110763 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110764 event_valid_SB_DFFSR_Q_D[2]
.sym 110771 event_valid_SB_DFFSR_Q_D[2]
.sym 110772 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 110773 pkt_state[4]
.sym 110774 pkt_state[2]
.sym 110775 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110776 event_valid_SB_DFFSR_Q_D[2]
.sym 110778 pkt_state[1]
.sym 110779 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110780 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 110785 rx_data[0]
.sym 110789 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110790 tx_state[0]
.sym 110791 rx_data[0]
.sym 110792 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110806 pkt_state[1]
.sym 110807 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110808 event_valid_SB_DFFSR_Q_D[2]
.sym 110809 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110810 pkt_state[0]
.sym 110811 event_valid_SB_DFFSR_Q_D[2]
.sym 110812 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 110814 rx_data[0]
.sym 110815 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110816 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110817 pkt_state[0]
.sym 110818 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 110819 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110820 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 110821 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 110822 tx_busy
.sym 110823 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 110824 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 110825 tx_state[5]
.sym 110826 tx_busy
.sym 110827 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 110828 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 110837 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 110838 pkt_state[0]
.sym 110839 tx_state[0]
.sym 110840 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 110845 pkt_state[0]
.sym 110846 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 110847 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110848 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 110850 debug_event_count[0]
.sym 110855 debug_event_count[1]
.sym 110856 debug_event_count[0]
.sym 110859 debug_event_count[2]
.sym 110860 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 110863 debug_event_count[3]
.sym 110864 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 110867 debug_event_count[4]
.sym 110868 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 110871 debug_event_count[5]
.sym 110872 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 110875 debug_event_count[6]
.sym 110876 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 110879 debug_event_count[7]
.sym 110880 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110882 debug_event_count[7]
.sym 110883 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110884 tx_state[1]
.sym 110885 tx_state[7]
.sym 110886 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110887 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 110888 pending_confidence[1]
.sym 110889 tx_state[7]
.sym 110890 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110891 pending_confidence[3]
.sym 110892 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 110894 tx_state[7]
.sym 110895 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 110896 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110897 tx_state[5]
.sym 110898 tx_busy
.sym 110899 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110900 event_valid_SB_DFFSR_Q_D[2]
.sym 110902 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110903 debug_event_count[5]
.sym 110904 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 110906 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110907 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 110908 tx_state[1]
.sym 110909 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 110910 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 110911 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 110912 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 110913 tx_data[1]
.sym 110918 u_tx.tx_data[7]
.sym 110919 u_tx.tx_data[6]
.sym 110920 u_tx.bit_idx[0]
.sym 110921 tx_data[6]
.sym 110925 debug_event_count[6]
.sym 110926 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 110927 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 110928 pending_state[1]
.sym 110929 tx_data[0]
.sym 110933 tx_data[3]
.sym 110938 u_tx.tx_data[1]
.sym 110939 u_tx.tx_data[0]
.sym 110940 u_tx.bit_idx[0]
.sym 110941 tx_data[7]
.sym 110945 tx_data[5]
.sym 110949 tx_data[2]
.sym 110953 u_tx.bit_idx[2]
.sym 110954 u_tx.bit_idx[1]
.sym 110955 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110956 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110958 u_tx.tx_data[3]
.sym 110959 u_tx.tx_data[2]
.sym 110960 u_tx.bit_idx[0]
.sym 110961 tx_data[4]
.sym 110967 event_valid_SB_DFFSR_Q_D[2]
.sym 110968 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 110969 u_tx.bit_idx[2]
.sym 110970 u_tx.bit_idx[1]
.sym 110971 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110972 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110974 u_tx.tx_data[5]
.sym 110975 u_tx.tx_data[4]
.sym 110976 u_tx.bit_idx[0]
.sym 110982 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 110983 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 110984 event_valid_SB_DFFSR_Q_D[2]
.sym 111306 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111307 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 111308 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 111310 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111311 u_rx.clk_cnt[0]
.sym 111312 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 111323 u_rx.clk_cnt[1]
.sym 111324 u_rx.clk_cnt[0]
.sym 111330 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 111331 event_valid_SB_DFFSR_Q_D[2]
.sym 111332 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111354 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 111355 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 111356 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 111363 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111364 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 111365 u_rx.state[0]
.sym 111366 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111367 event_valid_SB_DFFSR_Q_D[2]
.sym 111368 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 111390 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111391 u_rx.state[0]
.sym 111392 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 111393 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111394 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111395 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111396 event_valid_SB_DFFSR_Q_D[2]
.sym 111399 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 111400 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 111401 u_rx.state[3]
.sym 111402 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111403 event_valid_SB_DFFSR_Q_D[2]
.sym 111404 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 111407 u_rx.state[3]
.sym 111408 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111414 u_rx.state[3]
.sym 111415 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111416 u_rx.state[0]
.sym 111421 u_rx.state[0]
.sym 111422 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111423 event_valid_SB_DFFSR_Q_D[2]
.sym 111424 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111425 u_accel.window_phase
.sym 111438 u_accel.window_phase
.sym 111439 u_accel.compressed_valid
.sym 111440 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 111445 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111446 u_rx.state[0]
.sym 111447 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111448 event_valid_SB_DFFSR_Q_D[2]
.sym 111450 u_rx.state[3]
.sym 111451 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111452 event_valid_SB_DFFSR_Q_D[2]
.sym 111454 u_accel.window_phase
.sym 111455 u_accel.compressed_valid
.sym 111456 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 111458 u_rx.rx_data[7]
.sym 111459 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111460 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111462 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111463 u_rx.bit_idx[0]
.sym 111464 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111466 u_rx.rx_data[1]
.sym 111467 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111468 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 111470 u_rx.bit_idx[0]
.sym 111471 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111472 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111474 u_rx.bit_idx[0]
.sym 111475 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111476 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111479 u_rx.bit_idx[0]
.sym 111480 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111481 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111482 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111483 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111484 event_valid_SB_DFFSR_Q_D[2]
.sym 111485 u_rx.rx_data[3]
.sym 111486 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111487 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111488 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111489 u_rx.rx_data[6]
.sym 111490 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111491 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111492 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 111506 u_rx.rx_data[4]
.sym 111507 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111508 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 111509 u_rx.state[3]
.sym 111510 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111511 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111512 event_valid_SB_DFFSR_Q_D[2]
.sym 111513 u_rx.rx_data[2]
.sym 111514 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111515 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111516 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 111518 u_rx.rx_data[5]
.sym 111519 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111520 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111521 u_rx.rx_data[6]
.sym 111525 u_rx.rx_data[1]
.sym 111529 u_rx.rx_data[3]
.sym 111533 u_rx.rx_data[2]
.sym 111537 u_rx.rx_data[5]
.sym 111541 u_rx.rx_data[7]
.sym 111545 u_rx.rx_data[0]
.sym 111549 u_rx.rx_data[4]
.sym 111553 rx_data[3]
.sym 111561 rx_data[7]
.sym 111562 rx_data[6]
.sym 111563 rx_data[5]
.sym 111564 rx_data[4]
.sym 111569 rx_data[7]
.sym 111573 rx_data[4]
.sym 111577 rx_data[6]
.sym 111581 rx_data[0]
.sym 111585 pkt_y[7]
.sym 111589 rx_data[0]
.sym 111593 pkt_y[4]
.sym 111597 pkt_y[6]
.sym 111602 pkt_state[4]
.sym 111603 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111604 event_valid_SB_DFFSR_Q_D[2]
.sym 111609 pkt_y[0]
.sym 111613 pkt_y[3]
.sym 111621 pkt_y[5]
.sym 111625 pkt_y[2]
.sym 111633 pkt_y[1]
.sym 111649 rx_data[6]
.sym 111653 rx_data[7]
.sym 111657 rx_data[4]
.sym 111665 rx_data[2]
.sym 111669 rx_data[5]
.sym 111673 rx_data[0]
.sym 111677 rx_data[1]
.sym 111698 pkt_state[3]
.sym 111699 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111700 event_valid_SB_DFFSR_Q_D[2]
.sym 111709 rx_data[3]
.sym 111717 rx_data[0]
.sym 111738 pkt_state[2]
.sym 111739 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111740 event_valid_SB_DFFSR_Q_D[2]
.sym 111743 rx_data[3]
.sym 111744 rx_data[2]
.sym 111746 rx_data[0]
.sym 111747 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111748 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111751 rx_data[1]
.sym 111752 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111754 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111755 pkt_state[0]
.sym 111756 event_valid_SB_DFFSR_Q_D[2]
.sym 111759 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111760 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111763 rx_data[1]
.sym 111764 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111765 rx_data[1]
.sym 111766 rx_data[0]
.sym 111767 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111768 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111769 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111778 por_cnt[0]
.sym 111783 por_cnt[1]
.sym 111784 por_cnt[0]
.sym 111787 por_cnt[2]
.sym 111788 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 111791 por_cnt[3]
.sym 111792 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 111795 por_cnt[4]
.sym 111796 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111797 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111798 pkt_state[0]
.sym 111799 tx_state[0]
.sym 111800 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111804 por_cnt[0]
.sym 111807 soft_rst
.sym 111808 rst_por
.sym 111811 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111812 event_valid_SB_DFFSR_Q_D[2]
.sym 111814 gesture_valid
.sym 111815 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 111816 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 111819 tx_busy
.sym 111820 event_valid_SB_DFFSR_Q_D[2]
.sym 111827 tx_state[0]
.sym 111828 gesture_valid
.sym 111834 por_cnt[1]
.sym 111835 por_cnt[0]
.sym 111836 rst_por_SB_LUT4_O_I3[2]
.sym 111838 por_cnt[4]
.sym 111839 por_cnt[3]
.sym 111840 por_cnt[2]
.sym 111842 tx_state[5]
.sym 111843 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111844 event_valid_SB_DFFSR_Q_D[2]
.sym 111845 tx_state[8]
.sym 111846 tx_state[1]
.sym 111847 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111848 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 111849 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 111850 tx_state[2]
.sym 111851 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111852 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 111853 tx_state[7]
.sym 111854 tx_state[2]
.sym 111855 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111856 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 111859 tx_busy
.sym 111860 event_valid_SB_DFFSR_Q_D[2]
.sym 111861 tx_state[8]
.sym 111862 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 111863 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111864 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 111865 tx_state[7]
.sym 111866 tx_busy
.sym 111867 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111868 event_valid_SB_DFFSR_Q_D[2]
.sym 111869 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 111870 tx_busy
.sym 111871 tx_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 111872 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 111874 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 111875 pending_confidence[2]
.sym 111876 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111877 tx_state[7]
.sym 111878 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 111879 tx_busy
.sym 111880 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 111887 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 111888 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111890 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 111891 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 111892 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111897 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.sym 111898 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 111899 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 111900 pending_confidence[0]
.sym 111907 u_tx.state[2]
.sym 111908 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111910 u_tx.state[3]
.sym 111911 u_tx.state[2]
.sym 111912 u_tx.state[1]
.sym 111913 u_tx.state[1]
.sym 111914 event_valid_SB_DFFSR_Q_D[2]
.sym 111915 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 111916 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 111918 tx_valid
.sym 111919 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111920 event_valid_SB_DFFSR_Q_D[2]
.sym 111922 u_tx.state[3]
.sym 111923 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111924 event_valid_SB_DFFSR_Q_D[2]
.sym 111925 u_tx.bit_idx[2]
.sym 111926 u_tx.bit_idx[1]
.sym 111927 u_tx.bit_idx[0]
.sym 111928 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111929 u_tx.state[1]
.sym 111930 event_valid_SB_DFFSR_Q_D[2]
.sym 111931 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 111932 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 111934 u_tx.state[1]
.sym 111935 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111936 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111938 u_tx.bit_idx[0]
.sym 111941 u_tx.state[1]
.sym 111943 u_tx.bit_idx[1]
.sym 111944 u_tx.bit_idx[0]
.sym 111945 u_tx.state[1]
.sym 111947 u_tx.bit_idx[2]
.sym 111948 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111951 u_tx.state[1]
.sym 111952 u_tx.bit_idx[0]
.sym 111953 u_tx.state[1]
.sym 111954 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111955 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111956 event_valid_SB_DFFSR_Q_D[2]
.sym 112226 u_accel.u_temporal_accumulator.timer[0]
.sym 112230 u_accel.u_temporal_accumulator.timer[1]
.sym 112232 u_accel.u_temporal_accumulator.timer[0]
.sym 112234 u_accel.u_temporal_accumulator.timer[2]
.sym 112236 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 112238 u_accel.u_temporal_accumulator.timer[3]
.sym 112240 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 112242 u_accel.u_temporal_accumulator.timer[4]
.sym 112244 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 112246 u_accel.u_temporal_accumulator.timer[5]
.sym 112248 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 112250 u_accel.u_temporal_accumulator.timer[6]
.sym 112252 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 112254 u_accel.u_temporal_accumulator.timer[7]
.sym 112256 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 112258 u_accel.u_temporal_accumulator.timer[8]
.sym 112259 $PACKER_VCC_NET
.sym 112262 u_accel.u_temporal_accumulator.timer[9]
.sym 112266 u_accel.u_temporal_accumulator.timer[10]
.sym 112270 u_accel.u_temporal_accumulator.timer[11]
.sym 112274 u_accel.u_temporal_accumulator.timer[12]
.sym 112278 u_accel.u_temporal_accumulator.timer[13]
.sym 112279 $PACKER_VCC_NET
.sym 112282 u_accel.u_temporal_accumulator.timer[14]
.sym 112283 $PACKER_VCC_NET
.sym 112286 u_accel.u_temporal_accumulator.timer[15]
.sym 112290 u_accel.u_temporal_accumulator.timer[16]
.sym 112291 $PACKER_VCC_NET
.sym 112294 u_accel.u_temporal_accumulator.timer[17]
.sym 112295 $PACKER_VCC_NET
.sym 112298 u_accel.u_temporal_accumulator.timer[18]
.sym 112302 u_accel.u_temporal_accumulator.timer[19]
.sym 112303 $PACKER_VCC_NET
.sym 112306 u_accel.u_temporal_accumulator.timer[20]
.sym 112307 $PACKER_VCC_NET
.sym 112310 u_accel.u_temporal_accumulator.timer[21]
.sym 112314 $PACKER_VCC_NET
.sym 112316 $nextpnr_ICESTORM_LC_20$I3
.sym 112319 event_valid_SB_DFFSR_Q_D[2]
.sym 112320 $nextpnr_ICESTORM_LC_20$COUT
.sym 112337 u_rx.rx_sync
.sym 112347 event_valid_SB_DFFSR_Q_D[2]
.sym 112348 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 112356 u_accel.window_phase
.sym 112421 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112577 rx_data[2]
.sym 112597 rx_data[5]
.sym 112605 rx_data[1]
.sym 112701 pkt_state[3]
.sym 112702 pkt_state[2]
.sym 112703 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112704 event_valid_SB_DFFSR_Q_D[2]
.sym 112785 u_accel.window_complete
.sym 112791 u_accel.accum_valid
.sym 112792 event_valid_SB_DFFSR_Q_D[2]
.sym 112820 tx_busy
.sym 112859 tx_valid
.sym 112860 u_tx.state[3]
.sym 112878 u_tx.state[3]
.sym 112879 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112880 event_valid_SB_DFFSR_Q_D[2]
.sym 112886 u_tx.state[3]
.sym 112887 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112888 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 112894 u_tx.state[3]
.sym 112895 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112896 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 112903 event_valid_SB_DFFSR_Q_D[2]
.sym 112904 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 112905 tx_valid
.sym 112906 u_tx.state[2]
.sym 112907 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112908 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112918 tx_valid
.sym 112919 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112920 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 113180 u_accel.u_temporal_accumulator.timer[0]
.sym 113186 u_accel.u_temporal_accumulator.timer[0]
.sym 113191 u_accel.u_temporal_accumulator.timer[1]
.sym 113195 u_accel.u_temporal_accumulator.timer[2]
.sym 113199 u_accel.u_temporal_accumulator.timer[3]
.sym 113203 u_accel.u_temporal_accumulator.timer[4]
.sym 113207 u_accel.u_temporal_accumulator.timer[5]
.sym 113211 u_accel.u_temporal_accumulator.timer[6]
.sym 113215 u_accel.u_temporal_accumulator.timer[7]
.sym 113219 u_accel.u_temporal_accumulator.timer[8]
.sym 113220 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 113223 u_accel.u_temporal_accumulator.timer[9]
.sym 113224 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 113227 u_accel.u_temporal_accumulator.timer[10]
.sym 113228 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 113231 u_accel.u_temporal_accumulator.timer[11]
.sym 113232 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 113235 u_accel.u_temporal_accumulator.timer[12]
.sym 113236 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 113239 u_accel.u_temporal_accumulator.timer[13]
.sym 113240 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 113243 u_accel.u_temporal_accumulator.timer[14]
.sym 113244 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 113247 u_accel.u_temporal_accumulator.timer[15]
.sym 113248 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 113251 u_accel.u_temporal_accumulator.timer[16]
.sym 113252 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113255 u_accel.u_temporal_accumulator.timer[17]
.sym 113256 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 113259 u_accel.u_temporal_accumulator.timer[18]
.sym 113260 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 113263 u_accel.u_temporal_accumulator.timer[19]
.sym 113264 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 113267 u_accel.u_temporal_accumulator.timer[20]
.sym 113268 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 113271 u_accel.u_temporal_accumulator.timer[21]
.sym 113272 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 113281 uart_rx$SB_IO_IN
