/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module blinker(clk, rst, blink);
  (* src = "./test.v:13" *)
  wire [24:0] _00_;
  (* src = "./test.v:13" *)
  wire _01_;
  (* src = "./test.v:10" *)
  wire [24:0] _02_;
  (* src = "./test.v:8" *)
  wire [24:0] _03_;
  (* src = "./test.v:1" *)
  output blink;
  (* src = "./test.v:1" *)
  input clk;
  (* src = "./test.v:3" *)
  wire [24:0] counter_d;
  (* src = "./test.v:3" *)
  reg [24:0] counter_q;
  (* src = "./test.v:4" *)
  reg dir;
  (* src = "./test.v:1" *)
  input rst;
  assign _02_ = counter_q + (* src = "./test.v:10" *) 1'h1;
  always @(posedge clk)
      dir <= _01_;
  always @(posedge clk)
      counter_q <= _00_;
  assign counter_d = dir ? (* full_case = 32'd1 *) (* src = "./test.v:7" *) _03_ : _02_;
  assign _00_ = rst ? (* full_case = 32'd1 *) (* src = "./test.v:14" *) 25'h0000000 : counter_d;
  assign _01_ = rst ? (* full_case = 32'd1 *) (* src = "./test.v:14" *) 1'h0 : dir;
  assign _03_ = counter_q - (* src = "./test.v:8" *) 1'h1;
  assign blink = counter_d[24];
endmodule
