module top
#(parameter param79 = (((^~{((8'h9c) <= (8'ha5))}) ? ({(^(8'hb0))} ? (&{(7'h42), (7'h40)}) : ({(8'ha3), (8'ha4)} ? (+(8'hbd)) : (~&(8'hb3)))) : (8'hb6)) ? ((^~(((8'hbf) ^ (8'hb7)) ^~ ((8'haa) - (8'h9c)))) ^~ {(((8'hb8) <<< (8'ha5)) ? ((7'h42) > (8'ha6)) : (~|(8'hb3))), (((8'had) >>> (8'hbc)) || ((8'h9d) <<< (8'haf)))}) : (&(8'hb8))), 
parameter param80 = ((&((~(+(8'hbd))) ? (param79 ~^ param79) : param79)) * ((-{param79}) >= param79)))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h389):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire4;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire62;
  wire signed [(4'hc):(1'h0)] wire61;
  wire [(4'hd):(1'h0)] wire60;
  wire [(5'h10):(1'h0)] wire59;
  wire signed [(5'h12):(1'h0)] wire58;
  wire [(3'h6):(1'h0)] wire57;
  wire signed [(5'h14):(1'h0)] wire37;
  wire [(5'h12):(1'h0)] wire36;
  wire [(4'he):(1'h0)] wire35;
  wire signed [(4'hc):(1'h0)] wire11;
  reg signed [(4'h8):(1'h0)] reg78 = (1'h0);
  reg [(5'h14):(1'h0)] reg77 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg76 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg75 = (1'h0);
  reg [(4'hd):(1'h0)] reg74 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg73 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg72 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg71 = (1'h0);
  reg [(4'ha):(1'h0)] reg70 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg69 = (1'h0);
  reg [(3'h6):(1'h0)] reg68 = (1'h0);
  reg [(5'h11):(1'h0)] reg67 = (1'h0);
  reg [(2'h2):(1'h0)] reg66 = (1'h0);
  reg [(4'hb):(1'h0)] reg65 = (1'h0);
  reg [(4'he):(1'h0)] reg64 = (1'h0);
  reg [(2'h3):(1'h0)] reg63 = (1'h0);
  reg [(4'h9):(1'h0)] reg56 = (1'h0);
  reg [(5'h13):(1'h0)] reg55 = (1'h0);
  reg [(4'ha):(1'h0)] reg54 = (1'h0);
  reg [(4'hb):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg52 = (1'h0);
  reg [(4'hb):(1'h0)] reg51 = (1'h0);
  reg [(5'h13):(1'h0)] reg50 = (1'h0);
  reg [(4'hd):(1'h0)] reg49 = (1'h0);
  reg [(3'h7):(1'h0)] reg48 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg47 = (1'h0);
  reg [(4'ha):(1'h0)] reg46 = (1'h0);
  reg [(4'h9):(1'h0)] reg45 = (1'h0);
  reg [(4'hd):(1'h0)] reg44 = (1'h0);
  reg [(4'h8):(1'h0)] reg43 = (1'h0);
  reg [(5'h11):(1'h0)] reg42 = (1'h0);
  reg [(5'h15):(1'h0)] reg41 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg40 = (1'h0);
  reg [(2'h3):(1'h0)] reg39 = (1'h0);
  reg [(5'h12):(1'h0)] reg38 = (1'h0);
  reg [(2'h3):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg33 = (1'h0);
  reg [(3'h6):(1'h0)] reg32 = (1'h0);
  reg [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg30 = (1'h0);
  reg [(2'h2):(1'h0)] reg29 = (1'h0);
  reg [(4'he):(1'h0)] reg28 = (1'h0);
  reg [(4'he):(1'h0)] reg27 = (1'h0);
  reg [(4'h8):(1'h0)] reg26 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg24 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg23 = (1'h0);
  reg [(3'h4):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg21 = (1'h0);
  reg signed [(4'he):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg15 = (1'h0);
  reg [(4'hc):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg8 = (1'h0);
  reg signed [(4'he):(1'h0)] reg7 = (1'h0);
  reg signed [(4'he):(1'h0)] reg6 = (1'h0);
  reg [(4'hd):(1'h0)] reg5 = (1'h0);
  assign y = {wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire37,
                 wire36,
                 wire35,
                 wire11,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= $unsigned(((wire0 * ((wire2 == wire1) ?
              (^wire2) : (wire3 ? wire1 : wire2))) ?
          wire0 : ($unsigned((!wire0)) < $signed(wire2[(1'h0):(1'h0)]))));
      if ({$unsigned((((~&wire1) > wire3) ?
              reg5 : (|(wire2 ? wire2 : wire3))))})
        begin
          reg6 <= $signed(wire4[(2'h2):(1'h0)]);
          reg7 <= wire3[(2'h2):(1'h0)];
        end
      else
        begin
          reg6 <= $signed((~&$unsigned($unsigned((|wire0)))));
        end
    end
  always
    @(posedge clk) begin
      reg8 <= wire1;
      reg9 <= reg5;
      reg10 <= wire3;
    end
  assign wire11 = ((reg5 ?
                          $unsigned($signed((wire2 | reg7))) : reg10[(4'h8):(4'h8)]) ?
                      {reg9} : wire0);
  always
    @(posedge clk) begin
      reg12 <= ((8'haf) ?
          (((~^((8'hb5) + wire0)) ?
                  $signed((+wire11)) : {wire11[(2'h2):(1'h0)], (8'hb8)}) ?
              reg7[(1'h1):(1'h1)] : (($unsigned(reg5) ?
                  $unsigned(wire3) : {(8'ha6)}) < {$unsigned(reg9)})) : $signed(reg10));
      if ({$unsigned(($signed(wire0[(2'h2):(1'h1)]) ?
              $signed((wire2 ~^ wire0)) : (((8'hb8) >>> wire0) & {reg6})))})
        begin
          reg13 <= ($unsigned($signed(reg5)) ?
              ((((reg8 + wire4) - reg10) ?
                      (wire0 ?
                          (~|wire3) : $unsigned(reg7)) : (((8'ha7) | wire1) + (&reg7))) ?
                  $unsigned((^~{reg10})) : reg10[(4'h8):(2'h3)]) : $signed(reg6));
          if (reg5[(3'h4):(2'h3)])
            begin
              reg14 <= $signed(reg7);
              reg15 <= (!(~^$unsigned(((reg14 ?
                  reg12 : wire2) && (reg14 ^~ wire11)))));
              reg16 <= $unsigned(reg13);
              reg17 <= wire11[(3'h6):(2'h3)];
            end
          else
            begin
              reg14 <= (wire1[(1'h0):(1'h0)] * (wire2 << reg13));
              reg15 <= $unsigned($unsigned((reg8 ?
                  $unsigned($unsigned(wire4)) : (-$signed((8'hae))))));
              reg16 <= (reg6 <<< reg12);
              reg17 <= wire1;
              reg18 <= $signed((^(!$signed(reg13[(4'he):(3'h7)]))));
            end
        end
      else
        begin
          if (reg13)
            begin
              reg13 <= (~&($unsigned({$signed(reg16)}) << $signed($signed(wire4))));
              reg14 <= {reg15,
                  ($signed(((~&(8'haa)) ^~ reg15[(4'hc):(4'h9)])) ^ {$signed((wire3 >>> reg7))})};
              reg15 <= $unsigned((^$signed(((reg16 - wire1) ?
                  reg8[(4'ha):(3'h7)] : (!reg15)))));
              reg16 <= reg10[(5'h14):(5'h13)];
              reg17 <= (reg7[(1'h1):(1'h0)] & ((^(+$unsigned(wire3))) ?
                  ((((8'h9c) ? reg12 : reg18) ?
                      reg6 : $unsigned(wire11)) >= (~reg14)) : $unsigned(reg15)));
            end
          else
            begin
              reg13 <= $unsigned($signed($unsigned($unsigned(reg6))));
              reg14 <= reg8;
              reg15 <= (($unsigned(({reg15} ?
                      $unsigned(wire4) : $unsigned(reg15))) ?
                  ((+(8'ha7)) ?
                      wire3[(3'h6):(2'h3)] : wire4[(3'h4):(1'h0)]) : $signed(reg17)) <= (($signed($unsigned(reg14)) ?
                  {$unsigned(reg12), {(8'ha9), wire0}} : (((8'ha3) ?
                      reg14 : wire0) - reg12[(4'hd):(3'h5)])) ~^ (^((~reg16) ?
                  $unsigned(reg13) : $unsigned(reg15)))));
              reg16 <= reg6;
              reg17 <= $unsigned((~&{(~^$signed(reg16)), wire4}));
            end
          if (reg10[(2'h2):(1'h1)])
            begin
              reg18 <= ($signed(reg13[(3'h7):(3'h6)]) ?
                  ($unsigned($unsigned($unsigned(reg7))) ?
                      {(|$signed((8'hb2))),
                          $unsigned((reg14 ?
                              (8'hb2) : reg18))} : ((-$unsigned(wire11)) ?
                          $unsigned((wire1 <<< reg6)) : ((reg16 != reg8) != $signed(reg15)))) : reg18);
              reg19 <= $unsigned((^~$unsigned(reg16)));
              reg20 <= (^reg14);
            end
          else
            begin
              reg18 <= {$unsigned($signed((+(reg14 ? (8'haa) : reg6)))),
                  (7'h41)};
              reg19 <= {{reg16[(1'h1):(1'h0)],
                      (($signed(reg20) == (reg19 ?
                          (8'ha6) : reg15)) - $unsigned((reg19 ^ wire1)))}};
            end
          reg21 <= reg12;
          if (($signed(reg16) ? $signed($unsigned((8'hae))) : $signed(reg20)))
            begin
              reg22 <= $signed(reg18[(1'h1):(1'h1)]);
              reg23 <= (!$unsigned(reg22));
              reg24 <= ((reg9[(2'h2):(1'h0)] & (|(&reg13))) ?
                  (~reg8[(3'h6):(3'h4)]) : $signed((!(+(8'hbd)))));
            end
          else
            begin
              reg22 <= $signed((^reg6));
            end
          reg25 <= $signed($signed(reg18));
        end
    end
  always
    @(posedge clk) begin
      reg26 <= $signed(reg18);
      if (((($signed(reg7) <<< (reg24[(4'hb):(4'hb)] | (~^reg9))) ?
          reg26 : wire3[(4'h9):(4'h8)]) & $unsigned($unsigned(($unsigned(wire1) < wire3)))))
        begin
          reg27 <= {reg6[(4'h9):(3'h7)], reg8[(4'ha):(2'h2)]};
          reg28 <= $signed({reg21});
          reg29 <= reg6[(4'hc):(3'h7)];
          if ($signed($unsigned(reg17)))
            begin
              reg30 <= reg5;
              reg31 <= ({$signed((+{wire4, reg24}))} ?
                  $unsigned(($signed($unsigned(reg6)) ?
                      reg6 : reg20)) : $unsigned($signed($unsigned((reg24 ?
                      wire3 : reg10)))));
              reg32 <= ((^~((~^(reg18 + (8'hbb))) || reg10[(4'hd):(2'h3)])) ?
                  $signed((wire11[(4'ha):(2'h3)] ?
                      wire1[(1'h1):(1'h1)] : (!$unsigned(reg23)))) : $unsigned($signed($unsigned((8'ha3)))));
              reg33 <= $signed(($signed((reg19[(3'h6):(2'h2)] & (reg26 & reg27))) ?
                  reg10[(3'h6):(2'h2)] : (|wire1)));
            end
          else
            begin
              reg30 <= (reg22 ^ ($unsigned((^~$signed(reg31))) ^ $signed((~|wire2[(2'h2):(2'h2)]))));
            end
          reg34 <= ($signed($signed($signed(reg20[(1'h1):(1'h0)]))) ?
              ((($unsigned(reg18) ?
                  reg28[(3'h4):(1'h0)] : reg7) == reg29[(1'h1):(1'h1)]) + $signed((^~{reg12,
                  reg13}))) : $unsigned((8'hab)));
        end
      else
        begin
          if ($signed(($unsigned($signed($signed(wire4))) ?
              wire3[(2'h3):(2'h3)] : (-((reg10 ? reg18 : reg26) ?
                  reg16 : $unsigned(reg8))))))
            begin
              reg27 <= {reg29[(1'h1):(1'h0)], (+$unsigned(reg13))};
              reg28 <= $signed($signed((+($unsigned(reg23) >> ((8'hbd) ?
                  reg10 : reg23)))));
            end
          else
            begin
              reg27 <= {$unsigned($unsigned($signed(((8'hae) ?
                      reg29 : reg20)))),
                  $signed(reg14[(4'ha):(3'h5)])};
              reg28 <= (^~$signed((+reg26[(2'h2):(1'h1)])));
              reg29 <= ((&(({(8'hae)} ?
                  $signed((8'haf)) : $unsigned(reg29)) & (~&reg24))) <= ((|$signed($signed(reg13))) < ((8'hb7) || $unsigned(reg28))));
              reg30 <= wire4[(3'h5):(1'h0)];
            end
        end
    end
  assign wire35 = reg13;
  assign wire36 = reg24[(3'h4):(1'h1)];
  assign wire37 = reg29[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      if ({$signed({$signed(reg26[(3'h7):(3'h5)]),
              ($signed(wire11) ? (&wire36) : (+reg16))})})
        begin
          reg38 <= ((($signed($signed((8'ha0))) ?
                  reg13 : wire36) >> (reg17[(5'h13):(1'h0)] ?
                  $signed({wire36}) : reg5)) ?
              {(^reg27[(4'h9):(1'h0)]),
                  $signed((~|(^~wire0)))} : ((reg25 == $unsigned((&reg24))) ?
                  $unsigned($unsigned($signed(reg34))) : ($signed($unsigned(reg18)) != reg12[(4'hf):(4'h8)])));
          if (reg34[(1'h1):(1'h1)])
            begin
              reg39 <= (^$unsigned({reg6}));
            end
          else
            begin
              reg39 <= (-$signed($signed(({reg19} & (reg7 || wire11)))));
              reg40 <= $signed(($unsigned(reg13) - $unsigned(reg28[(4'h8):(3'h6)])));
              reg41 <= ($signed({wire36[(3'h6):(3'h4)]}) ?
                  (&$unsigned((~&reg39))) : (7'h41));
              reg42 <= ((+wire0[(4'hd):(3'h5)]) ?
                  (&$unsigned($unsigned(reg28))) : (&((7'h41) | $signed(reg21))));
              reg43 <= reg31[(3'h4):(2'h2)];
            end
          if ($signed(wire4))
            begin
              reg44 <= (wire36[(2'h2):(1'h1)] ? wire0 : reg30);
              reg45 <= reg39[(2'h2):(2'h2)];
              reg46 <= wire36;
              reg47 <= ((reg30 ?
                      reg10[(5'h12):(1'h0)] : ($signed(wire11[(4'hb):(3'h5)]) ?
                          reg27 : ((reg45 & reg6) << (reg5 <= reg7)))) ?
                  ((+((reg41 ^ reg8) + $unsigned(reg24))) >> reg20[(3'h5):(1'h0)]) : reg23[(1'h0):(1'h0)]);
            end
          else
            begin
              reg44 <= (^~($signed($signed(reg24[(4'h8):(3'h6)])) ?
                  reg6 : reg14));
            end
        end
      else
        begin
          reg38 <= (((~&($signed(reg40) ?
              {reg5,
                  (8'hb5)} : $signed((8'hb5)))) <= ((~^reg32[(3'h5):(1'h0)]) <<< $unsigned($signed(wire2)))) >> ((((&reg28) ?
              ((8'hb0) ? reg7 : wire4) : (&reg44)) ^~ (&reg30)) != (8'ha7)));
          reg39 <= reg24[(4'ha):(3'h6)];
          reg40 <= $signed($signed($unsigned(($unsigned((8'hb5)) & $signed((7'h44))))));
          reg41 <= $unsigned(reg18[(3'h4):(1'h0)]);
          reg42 <= $signed(reg30);
        end
      if ($signed((&(~|(+$signed(wire35))))))
        begin
          reg48 <= reg17;
          if (reg33[(5'h14):(4'hc)])
            begin
              reg49 <= reg40[(3'h6):(1'h1)];
              reg50 <= $unsigned({$signed((|(reg19 ? reg44 : reg42)))});
            end
          else
            begin
              reg49 <= $unsigned((reg34 ?
                  wire37 : $unsigned($signed((reg27 >= reg45)))));
              reg50 <= reg40[(4'h9):(3'h5)];
            end
          reg51 <= $signed(($signed(((7'h41) || reg40[(2'h3):(1'h1)])) ?
              $unsigned((reg47[(1'h0):(1'h0)] ?
                  {(7'h43),
                      (8'ha8)} : (reg49 != wire4))) : $signed((+$unsigned(wire0)))));
          reg52 <= {(8'hb8), reg13};
        end
      else
        begin
          if (((!reg13) ?
              $signed(reg47) : ((~^$unsigned($signed(wire3))) != $signed($signed(reg28[(3'h5):(2'h3)])))))
            begin
              reg48 <= (((8'hb5) | reg51) ? {$signed(wire1)} : wire3);
              reg49 <= $signed(((|{$signed(wire4), (-reg22)}) << reg19));
              reg50 <= $signed(((8'hb4) ~^ $unsigned((|(~^reg50)))));
              reg51 <= $signed($signed((+$signed($unsigned(reg10)))));
              reg52 <= (reg22[(1'h1):(1'h0)] << $signed({(reg10 | ((8'hb9) >= reg8))}));
            end
          else
            begin
              reg48 <= reg27[(1'h0):(1'h0)];
              reg49 <= ((|(reg29[(2'h2):(1'h0)] ?
                  (((7'h42) ? reg28 : reg40) ?
                      reg24 : $signed((8'hb3))) : (~&reg15[(3'h5):(3'h5)]))) ~^ reg5[(3'h5):(1'h0)]);
              reg50 <= ((-$signed(((reg5 ? reg26 : reg21) ?
                      (reg13 ? reg39 : wire11) : ((8'ha8) >>> (8'hbd))))) ?
                  ((((~reg34) ?
                          (~^reg46) : (reg18 << (8'hb9))) <<< $unsigned($unsigned(reg40))) ?
                      (+$unsigned((~(8'h9c)))) : reg46[(3'h5):(3'h4)]) : (reg10 ?
                      reg51[(3'h7):(3'h6)] : $unsigned((!(reg45 | reg34)))));
              reg51 <= {(-$signed($unsigned(((8'ha3) ? reg44 : (8'ha7))))),
                  $signed($unsigned($unsigned(reg34[(2'h3):(1'h1)])))};
              reg52 <= $unsigned({reg22});
            end
          reg53 <= (reg7 ~^ $signed((8'hb1)));
          reg54 <= $signed(((~($unsigned((8'hbb)) || $signed(reg47))) ?
              reg46 : $signed(reg46[(3'h6):(3'h6)])));
          reg55 <= ((reg15[(4'ha):(4'ha)] >> reg38) ?
              $signed($unsigned((^~$signed(wire2)))) : (~|($unsigned((reg9 ?
                      (8'h9f) : reg26)) ?
                  {(reg17 - wire3)} : (reg50[(3'h5):(2'h2)] | $signed((8'ha6))))));
          reg56 <= (reg52[(4'ha):(1'h1)] ?
              (~&reg32[(1'h1):(1'h0)]) : {(~|$signed($signed(reg53)))});
        end
    end
  assign wire57 = wire35;
  assign wire58 = reg44[(1'h0):(1'h0)];
  assign wire59 = $unsigned((!reg32));
  assign wire60 = (+(wire59[(1'h1):(1'h1)] ?
                      (^~($signed(reg34) ?
                          reg38[(4'hd):(3'h6)] : (reg15 != (8'ha2)))) : (reg13[(2'h2):(1'h1)] ?
                          (&$signed((8'ha5))) : reg23)));
  assign wire61 = (+reg27);
  assign wire62 = {reg49[(2'h3):(1'h1)],
                      ({$unsigned((reg48 ? reg46 : wire60))} != (-reg53))};
  always
    @(posedge clk) begin
      reg63 <= (((reg23 ~^ {(reg39 ^ reg53)}) ~^ {$unsigned(reg48[(2'h3):(2'h3)]),
          reg13}) ~^ (~|($unsigned((-reg5)) ? $unsigned(wire3) : reg29)));
      if ((~&({(8'ha0), (-((8'ha4) - reg29))} ?
          reg56 : $unsigned(((~^reg32) ~^ (reg40 > reg7))))))
        begin
          reg64 <= ((((-$unsigned((8'hb4))) ?
                  $unsigned(((8'hba) > reg54)) : ((wire60 <= reg13) ?
                      reg56 : (~&reg22))) < $signed($unsigned((reg28 ?
                  reg46 : wire61)))) ?
              $unsigned(({(wire59 ? reg14 : wire62), (wire0 - reg8)} ?
                  $signed({wire59}) : reg43)) : (($signed($signed(reg26)) != (reg49[(4'h9):(4'h8)] & wire2)) ~^ (|($unsigned(reg7) ?
                  (~&(8'hae)) : (8'hb1)))));
          reg65 <= {(~&{(~&wire0)}),
              (^($signed((reg40 || reg27)) ?
                  $unsigned($signed(wire57)) : ($unsigned(wire36) <<< (|reg18))))};
        end
      else
        begin
          if ($unsigned($signed((&(reg18[(4'h8):(1'h1)] ^~ (reg6 >> reg34))))))
            begin
              reg64 <= (&$unsigned((7'h42)));
              reg65 <= (~reg32[(1'h1):(1'h1)]);
              reg66 <= $unsigned(((((reg51 == reg39) ? reg22 : {reg9, reg64}) ?
                      $signed((reg14 ?
                          reg34 : reg55)) : (reg8 * wire36[(1'h1):(1'h0)])) ?
                  (reg64[(4'hd):(4'hc)] ?
                      reg7 : ((wire3 & wire4) * (&(8'h9d)))) : $unsigned($signed({reg21}))));
              reg67 <= {(~^$signed(($unsigned(reg55) | reg34)))};
              reg68 <= ({$signed({reg40}),
                      (($unsigned(reg54) & (8'haf)) ~^ {reg24[(3'h6):(3'h4)],
                          $unsigned(reg16)})} ?
                  $signed(reg26) : reg28);
            end
          else
            begin
              reg64 <= $signed({(($signed((8'hb3)) ?
                          (8'ha4) : {wire4, wire59}) ?
                      ($unsigned(wire2) ?
                          {reg66,
                              reg66} : reg20[(2'h3):(2'h3)]) : (+(~&(8'hac)))),
                  wire0[(2'h2):(1'h1)]});
              reg65 <= reg49;
              reg66 <= reg55[(3'h5):(2'h3)];
              reg67 <= (wire11 ^~ (reg34[(2'h3):(1'h0)] <= reg5[(3'h7):(3'h6)]));
            end
          reg69 <= ($unsigned((7'h42)) < ((+{{reg9, reg32},
              (reg19 ^~ reg12)}) > $unsigned(((&reg65) ?
              $signed((8'hac)) : reg65))));
          reg70 <= reg33[(2'h3):(1'h1)];
        end
      if ((+(^((reg13 <<< ((7'h44) ? wire11 : wire0)) ?
          $signed($signed(reg9)) : {(~reg13), $unsigned(reg54)}))))
        begin
          reg71 <= (wire62 ?
              reg30 : ((~((reg51 ? reg5 : reg24) < (reg19 ?
                  (8'h9f) : reg67))) < reg38));
          if ((($unsigned(wire58) & $signed((~&(reg31 ? reg19 : (7'h42))))) ?
              reg39[(1'h0):(1'h0)] : ({((reg65 - (8'ha8)) ?
                          (~reg67) : $signed(reg56))} ?
                  ($unsigned($unsigned(reg6)) ?
                      (reg9[(4'hb):(1'h1)] ?
                          (reg23 != reg8) : (reg20 == (8'hb3))) : $unsigned($unsigned(reg24))) : $unsigned((reg71[(3'h5):(3'h5)] * wire2[(3'h7):(2'h2)])))))
            begin
              reg72 <= reg21[(4'hb):(2'h3)];
              reg73 <= $signed(reg67[(2'h3):(2'h3)]);
              reg74 <= {(reg46[(4'h8):(1'h0)] ?
                      $unsigned(($signed(reg68) ?
                          reg26 : $unsigned(wire11))) : (^reg39[(2'h2):(2'h2)]))};
              reg75 <= $signed((reg29 ?
                  (wire35[(4'h9):(1'h1)] ?
                      {reg6[(2'h3):(2'h2)]} : wire62) : $unsigned((reg38[(1'h0):(1'h0)] ?
                      $signed((8'h9f)) : reg67))));
              reg76 <= reg9;
            end
          else
            begin
              reg72 <= (($unsigned((+(reg15 ? reg43 : reg47))) ?
                  $signed((~&((8'hb3) == reg39))) : ($signed($unsigned(reg17)) ?
                      reg6[(3'h5):(2'h2)] : {wire11})) && (($unsigned($signed(reg30)) ?
                      ((!(8'hba)) != (wire37 >= wire35)) : reg40[(3'h5):(2'h2)]) ?
                  (~|($unsigned(reg30) ?
                      (reg50 ?
                          reg18 : reg17) : $signed(reg48))) : $signed($unsigned($signed(wire62)))));
            end
          reg77 <= {(+(((7'h41) ^ reg75[(3'h6):(2'h3)]) > {(8'hbb),
                  $unsigned(reg47)})),
              $signed((reg33[(5'h15):(4'hc)] ?
                  reg42[(3'h6):(2'h3)] : (reg31 << reg14[(3'h6):(3'h5)])))};
        end
      else
        begin
          reg71 <= ($signed((&(8'hae))) ?
              $signed($unsigned(reg41)) : (~$signed(($signed(wire61) ?
                  reg56 : (reg28 ? reg56 : reg46)))));
          if ({wire61[(4'hb):(4'h9)]})
            begin
              reg72 <= reg54;
              reg73 <= (reg43[(3'h7):(3'h7)] ?
                  $signed(($signed((reg75 ? reg47 : reg7)) ^~ ((^~(8'hae)) ?
                      $signed(wire59) : ((8'hb5) ?
                          wire59 : reg71)))) : (reg10 != (~|((wire36 ?
                          reg33 : (8'hb9)) ?
                      $unsigned(wire61) : {wire11}))));
              reg74 <= $signed(wire0);
              reg75 <= (-$unsigned(reg9));
            end
          else
            begin
              reg72 <= $signed(($unsigned($signed($unsigned(reg40))) <= (reg25 << ($unsigned(reg72) < reg28))));
              reg73 <= $unsigned((($signed(reg26[(1'h1):(1'h0)]) ?
                  (((8'hab) ? reg63 : (8'hb0)) ?
                      $unsigned(reg18) : ((8'had) | reg75)) : $signed(((8'ha7) ?
                      reg44 : reg25))) & (!{(~^(7'h43)), {(8'hb9)}})));
            end
          reg76 <= (~^((8'hb0) ? $unsigned((8'ha0)) : $signed(reg9)));
          reg77 <= $signed(reg44[(4'hb):(1'h1)]);
        end
      reg78 <= reg71;
    end
endmodule
