# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/ipshared/d0f7" \
"../../../../sub_HDMIout_rev0.ip_user_files/bd/ClockGen/ip/ClockGen_clk_wiz_0_0/ClockGen_clk_wiz_0_0_clk_wiz.v" \
"../../../../sub_HDMIout_rev0.ip_user_files/bd/ClockGen/ip/ClockGen_clk_wiz_0_0/ClockGen_clk_wiz_0_0.v" \
"../../../../sub_HDMIout_rev0.ip_user_files/bd/ClockGen/sim/ClockGen.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/imports/hdl/ClockGen_wrapper.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" \
"../../../../sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" \
"../../../../sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
