#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 14 11:37:08 2025
# Process ID: 155564
# Current directory: /home/eftekhar/programs/sakht/files/Mano/CPU/CPU.runs/synth_1
# Command line: vivado -log Memory.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory.tcl
# Log file: /home/eftekhar/programs/sakht/files/Mano/CPU/CPU.runs/synth_1/Memory.vds
# Journal file: /home/eftekhar/programs/sakht/files/Mano/CPU/CPU.runs/synth_1/vivado.jou
# Running On: eftekhar-ubuntu, OS: Linux, CPU Frequency: 573.596 MHz, CPU Physical cores: 10, Host memory: 33301 MB
#-----------------------------------------------------------
source Memory.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/eftekhar/programs/sakht/files/Mano/CPU/CPU.srcs/utils_1/imports/synth_1/Memory.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/eftekhar/programs/sakht/files/Mano/CPU/CPU.srcs/utils_1/imports/synth_1/Memory.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Memory -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 155681
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/eftekhar/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.250 ; gain = 378.738 ; free physical = 19981 ; free virtual = 57907
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.721; parent = 1306.781; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3078.840; parent = 2097.254; children = 981.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/eftekhar/programs/sakht/files/Mano/CPU/CPU.srcs/sources_1/new/Memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/eftekhar/programs/sakht/files/Mano/CPU/CPU.srcs/sources_1/new/Memory.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2419.945 ; gain = 701.434 ; free physical = 19692 ; free virtual = 57604
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.662; parent = 1450.723; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3401.535; parent = 2419.949; children = 981.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2434.789 ; gain = 716.277 ; free physical = 19806 ; free virtual = 57718
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.662; parent = 1450.723; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3416.379; parent = 2434.793; children = 981.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.793 ; gain = 724.281 ; free physical = 19806 ; free virtual = 57718
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.662; parent = 1450.723; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3424.383; parent = 2442.797; children = 981.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.793 ; gain = 724.281 ; free physical = 19769 ; free virtual = 57685
Synthesis current peak Physical Memory [PSS] (MB): peak = 1685.473; parent = 1485.533; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3424.383; parent = 2442.797; children = 981.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.793 ; gain = 724.281 ; free physical = 19769 ; free virtual = 57685
Synthesis current peak Physical Memory [PSS] (MB): peak = 1685.504; parent = 1485.564; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3424.383; parent = 2442.797; children = 981.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2572.879 ; gain = 854.367 ; free physical = 19654 ; free virtual = 57576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1976.645; parent = 1776.737; children = 199.939
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.469; parent = 2572.883; children = 981.586
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4096  
+---Muxes : 
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 2646.742 ; gain = 928.230 ; free physical = 13367 ; free virtual = 51375
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13979.371; parent = 2642.828; children = 11336.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:40 . Memory (MB): peak = 2657.664 ; gain = 939.152 ; free physical = 13344 ; free virtual = 51391
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13994.215; parent = 2657.668; children = 11336.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:46 . Memory (MB): peak = 2730.387 ; gain = 1011.875 ; free physical = 12979 ; free virtual = 51035
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14251.547; parent = 2726.477; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:53 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13168 ; free virtual = 51268
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13168 ; free virtual = 51268
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13185 ; free virtual = 51285
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13185 ; free virtual = 51285
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:55 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13185 ; free virtual = 51285
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:55 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13193 ; free virtual = 51293
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    12|
|3     |LUT3  |   228|
|4     |LUT4  |    26|
|5     |LUT5  |  2001|
|6     |LUT6  | 19758|
|7     |MUXF7 |  8736|
|8     |MUXF8 |  4368|
|9     |FDRE  | 65536|
|10    |IBUF  |    32|
|11    |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 100714|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:55 . Memory (MB): peak = 2767.973 ; gain = 1049.461 ; free physical = 13194 ; free virtual = 51295
Synthesis current peak Physical Memory [PSS] (MB): peak = 8256.304; parent = 1820.827; children = 6623.757
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14293.047; parent = 2767.977; children = 11525.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 2771.883 ; gain = 1053.371 ; free physical = 19566 ; free virtual = 57667
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 2771.883 ; gain = 1053.371 ; free physical = 19587 ; free virtual = 57674
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2771.883 ; gain = 0.000 ; free physical = 19542 ; free virtual = 57629
INFO: [Netlist 29-17] Analyzing 13104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Memory' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.992 ; gain = 0.000 ; free physical = 19387 ; free virtual = 57490
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 462b306f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:00 ; elapsed = 00:05:48 . Memory (MB): peak = 2807.992 ; gain = 1096.418 ; free physical = 19668 ; free virtual = 57771
INFO: [Common 17-1381] The checkpoint '/home/eftekhar/programs/sakht/files/Mano/CPU/CPU.runs/synth_1/Memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Memory_utilization_synth.rpt -pb Memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 11:43:07 2025...
