# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 02:59:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(66): (vlog-2388) 'count3' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 02:59:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:48 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:00:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:48 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:00:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:48 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:00:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:48 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:00:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:48 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:00:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:50 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# ** Error: ./playAudio.sv(39): (vlog-2730) Undefined variable: 'write_ready'.
# ** Error: ./playAudio.sv(48): 'MAX' already declared in this scope.
# ** Error (suppressible): ./playAudio.sv(50): (vlog-2388) 'count' already declared in this scope (playAudio).
# ** Error (suppressible): ./playAudio.sv(51): (vlog-2388) 'clk_reset' already declared in this scope (playAudio).
# ** Error (suppressible): ./playAudio.sv(52): (vlog-2388) 'incr' already declared in this scope (playAudio).
# ** Error: ./playAudio.sv(55): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./playAudio.sv(57): (vlog-2388) 'count2' already declared in this scope (playAudio).
# -- Compiling module playAudio_testbench
# ** Error: ./playAudio.sv(167): (vlog-2730) Undefined variable: 'enable'.
# ** Error: ./playAudio.sv(172): (vlog-13161) unexpected '$stop', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) ./playAudio.sv(173): near "end": syntax error, unexpected end.
# End time: 03:00:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./playAudio.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:03:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:03:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:03:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:03:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# ** Error: ./playAudio.sv(48): 'MAX' already declared in this scope.
# ** Error (suppressible): ./playAudio.sv(50): (vlog-2388) 'count' already declared in this scope (playAudio).
# ** Error (suppressible): ./playAudio.sv(51): (vlog-2388) 'clk_reset' already declared in this scope (playAudio).
# ** Error (suppressible): ./playAudio.sv(52): (vlog-2388) 'incr' already declared in this scope (playAudio).
# ** Error: ./playAudio.sv(55): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./playAudio.sv(57): (vlog-2388) 'count2' already declared in this scope (playAudio).
# -- Compiling module playAudio_testbench
# End time: 03:03:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./playAudio.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:42 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:03:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:42 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:03:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:42 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:03:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:42 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:03:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:42 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:03:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:03:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:44 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:03:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 03:03:44 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.testRom
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'playAudio_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/dut File: ./testRom.v
# Loading altera_mf_ver.altsyncram
# ** Error: (vsim-3033) ./playAudio.sv(52): Instantiation of 'counter3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: ./playAudio.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Loading work.counter
# ** Error: (vsim-3033) ./playAudio.sv(110): Instantiation of 'clock_generator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: ./playAudio.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# ** Error: (vsim-3033) ./playAudio.sv(116): Instantiation of 'audio_and_video_config' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: ./playAudio.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# ** Error: (vsim-3033) ./playAudio.sv(123): Instantiation of 'audio_codec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: ./playAudio.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 36
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 03:04:33 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:33 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:34 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:04:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'up' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'down' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'left' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'right' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'redata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'wrdata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(87): (vlog-2388) 'wren' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(88): (vlog-2388) 'wraddr' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg1_collision' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg2_collision' already declared in this scope (DE1_SoC).
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:04:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:35 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:36 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 03:04:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv 
# -- Compiling module keyboard_process
# 
# Top level modules:
# 	keyboard_process
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv 
# -- Compiling module map_RAM_writerTest
# -- Compiling module map_RAM_writerTest_testbench
# 
# Top level modules:
# 	map_RAM_writerTest_testbench
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:04:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:37 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:38 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:04:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:39 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:04:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:39 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 03:04:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:39 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:04:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:39 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:04:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver work.playAudio_testbench -L altera_mf_ver
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver work.playAudio_testbench -L altera_mf_ver 
# Start time: 03:03:44 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.testRom
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(156): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 36
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench 
# Start time: 03:03:44 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.testRom
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(156): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut File: C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 36
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:12 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:13 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 03:08:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:14 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:08:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'up' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'down' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'left' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'right' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'redata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'wrdata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(87): (vlog-2388) 'wren' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(88): (vlog-2388) 'wraddr' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg1_collision' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg2_collision' already declared in this scope (DE1_SoC).
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:08:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:15 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:16 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 03:08:16 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv 
# -- Compiling module keyboard_process
# 
# Top level modules:
# 	keyboard_process
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv 
# -- Compiling module map_RAM_writerTest
# -- Compiling module map_RAM_writerTest_testbench
# 
# Top level modules:
# 	map_RAM_writerTest_testbench
# End time: 03:08:17 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:17 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# ** Error: C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(150): In, out, or inout does not appear in port list: FPGA_I2C_SDAT.
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:08:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:19 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:19 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:19 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:19 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:19 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:08:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:53 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:08:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench 
# Start time: 03:03:44 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.testRom
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position end  sim:/playAudio_testbench/start
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 6252
#           Attempting to use alternate WLF file "./wlftfxtd3h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfxtd3h
add wave -position end  sim:/playAudio_testbench/reset
add wave -position end  sim:/playAudio_testbench/chomp
add wave -position end  sim:/playAudio_testbench/eatghost
add wave -position end  sim:/playAudio_testbench/death
add wave -position end  sim:/playAudio_testbench/AUD_ADCLRCK
add wave -position end  sim:/playAudio_testbench/AUD_DACLRCK
add wave -position end  sim:/playAudio_testbench/AUD_ADCDAT
add wave -position end  sim:/playAudio_testbench/AUD_DACDAT
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(171)
#    Time: 5000250 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 171
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:56 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:10:57 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
add wave -position end sim:/playAudio_testbench/dut/dut/*
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
add wave -position end  sim:/playAudio_testbench/dut/c/count
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
add wave -position end  sim:/playAudio_testbench/dut/c/incr
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:12 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:15:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(170)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 170
add wave -position end  sim:/playAudio_testbench/dut/cWait/count
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(170)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 170
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:42 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:17:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:02 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:19:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 5000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:19:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(172)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 172
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:35 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# ** Error (suppressible): (vlog-12003) C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(64): Variable 'writedata_left' written by continuous and procedural assignments. See C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(60). 
# -- Compiling module playAudio_testbench
# End time: 03:21:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(167)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 167
add wave -position end  sim:/playAudio_testbench/dut/address
add wave -position end  sim:/playAudio_testbench/dut/data
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(167)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 167
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:51 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:30:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 166
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
# Error - Undo: invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1" command is .main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0
# Error - Undo: invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1" command is .main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0
# Paste insertion failed: writedata_left: (vish-4014) No objects found matching 'writedata_left'.
# Paste insertion failed: =: (vish-4014) No objects found matching '='.
# Paste insertion failed: data;: (vish-4014) No objects found matching 'data;'.
add wave -position 12  sim:/playAudio_testbench/CLOCK_PERIOD
add wave -position 13  sim:/playAudio_testbench/start
add wave -position 14  sim:/playAudio_testbench/reset
add wave -position 15  sim:/playAudio_testbench/chomp
add wave -position 16  sim:/playAudio_testbench/eatghost
add wave -position 17  sim:/playAudio_testbench/death
add wave -position 18  sim:/playAudio_testbench/CLOCK_PERIOD
add wave -position 19  sim:/playAudio_testbench/start
add wave -position 20  sim:/playAudio_testbench/reset
add wave -position 21  sim:/playAudio_testbench/chomp
add wave -position 22  sim:/playAudio_testbench/eatghost
add wave -position 23  sim:/playAudio_testbench/death
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRom_testbench
# End time: 03:32:40 on Jun 08,2020, Elapsed time: 0:28:56
# Errors: 10, Warnings: 334
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRom_testbench 
# Start time: 03:32:40 on Jun 08,2020
# Loading sv_std.std
# Loading work.testRom_testbench
# Loading work.testRom
# ** Error: (vsim-8378) ./testRom.sv(24): Port size (16) does not match connection size (5) for implicit .name connection port 'address'. The port definition is at: C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v(36).
#    Time: 0 ps  Iteration: 0  Instance: /testRom_testbench/dut File: C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v
# ** Error: (vsim-8378) ./testRom.sv(24): Port size (8) does not match connection size (4) for implicit .name connection port 'q'. The port definition is at: C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /testRom_testbench/dut File: C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 36
# Load canceled
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:41 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:33:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:42 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:33:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:43 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:33:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRomIns_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRomIns_testbench 
# Start time: 03:32:40 on Jun 08,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
add wave -position end  sim:/testRomIns_testbench/CLOCK_PERIOD
add wave -position end  sim:/testRomIns_testbench/address
add wave -position end  sim:/testRomIns_testbench/clock
add wave -position end  sim:/testRomIns_testbench/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 6252
#           Attempting to use alternate WLF file "./wlft8zh7d3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8zh7d3
restart -f
run -all
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv line 38
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRomIns_testbench
# End time: 03:35:54 on Jun 08,2020, Elapsed time: 0:03:14
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.testRomIns_testbench 
# Start time: 03:35:54 on Jun 08,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
add wave -position end  sim:/testRomIns_testbench/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 6252
#           Attempting to use alternate WLF file "./wlftn1ca3i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn1ca3i
run -all
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv line 38
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:19 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:38:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
run -all
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv line 38
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:46 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:38:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
run -all
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv line 38
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench
# End time: 03:39:12 on Jun 08,2020, Elapsed time: 0:03:18
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver -L altera_mf_ver work.playAudio_testbench 
# Start time: 03:39:12 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:59 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 03:39:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:59 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 03:40:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:00 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 03:40:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:01 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'up' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'down' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'left' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(83): (vlog-2388) 'right' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'redata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(86): (vlog-2388) 'wrdata' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(87): (vlog-2388) 'wren' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(88): (vlog-2388) 'wraddr' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg1_collision' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/condo/Documents/GitHub/pacman/DE1_SoC.sv(200): (vlog-2388) 'pg2_collision' already declared in this scope (DE1_SoC).
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 10, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/dot_ROM_bb.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_B_ROM_bb.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_G_ROM_bb.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_map_RAM_bb.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:02 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_R_ROM_bb.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 03:40:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_process.sv 
# -- Compiling module keyboard_process
# 
# Top level modules:
# 	keyboard_process
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_bb.v 
# -- Compiling module map
# 
# Top level modules:
# 	map
# End time: 03:40:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:03 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_bb.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_RAM_writerTest.sv 
# -- Compiling module map_RAM_writerTest
# -- Compiling module map_RAM_writerTest_testbench
# 
# Top level modules:
# 	map_RAM_writerTest_testbench
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/map_simp_RAM_bb.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom_bb.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:40:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:04 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pacman_ROM_bb.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/pill_ROM_bb.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRom_bb.v 
# -- Compiling module testRom
# 
# Top level modules:
# 	testRom
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:05 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:40:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:06 on Jun 08,2020
# vlog -reportprogress 30 -work work C:/Users/condo/Documents/GitHub/pacman/wall_ROM_bb.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 03:40:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading work.Altera_UP_Audio_Out_Serializer
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position end  sim:/playAudio_testbench/CLOCK_PERIOD
add wave -position end  sim:/playAudio_testbench/start
add wave -position end  sim:/playAudio_testbench/reset
add wave -position end  sim:/playAudio_testbench/chomp
add wave -position end  sim:/playAudio_testbench/eatghost
add wave -position end  sim:/playAudio_testbench/death
add wave -position end  sim:/playAudio_testbench/CLOCK_50
add wave -position end  sim:/playAudio_testbench/CLOCK2_50
add wave -position end  sim:/playAudio_testbench/FPGA_I2C_SCLK
add wave -position end  sim:/playAudio_testbench/FPGA_I2C_SDAT
add wave -position end  sim:/playAudio_testbench/AUD_XCK
add wave -position end  sim:/playAudio_testbench/AUD_DACLRCK
add wave -position end  sim:/playAudio_testbench/AUD_ADCLRCK
add wave -position end  sim:/playAudio_testbench/AUD_BCLK
add wave -position end  sim:/playAudio_testbench/AUD_ADCDAT
add wave -position end  sim:/playAudio_testbench/AUD_DACDAT
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 6252
#           Attempting to use alternate WLF file "./wlftyiwjs3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyiwjs3
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
run -all
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 166
add wave -position end  sim:/playAudio_testbench/dut/dut/q
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 166
add wave -position 11  sim:/playAudio_testbench/dut/dut/address
restart -f
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.

run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 166
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Jun 08,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/musicRom.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 03:43:28 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.musicRom
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/condo/Documents/GitHub/pacman/Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : C:/Users/condo/Documents/GitHub/pacman/playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at C:/Users/condo/Documents/GitHub/pacman/playAudio.sv line 166
# WARNING: No extended dataflow license exists
add wave -position 12  sim:/playAudio_testbench/start
add wave -position insertpoint  \
sim:/playAudio_testbench/start
