[SETTINGS]
UUT_module%ftdi_fifo_async%
TB_module%ftdi_fifo_async_tb%
DSN_PATH%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo%
OUTPUT_DIRECTORY%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%ftdi_fifo_async_TB.v%
MACRO_FILE%ftdi_fifo_async_TB_runtest.do%
UUT_module_FILE%IceBreak_Test/ftdi_fifo/ftdi_fifo.v%
LIBRARY_NAME%DMM_top%
LIBRARY_TYPE%work%
TestBench_TYPE%compare%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
pTxFifoDepth%8%
pRxFifoDepth%8%

[PORTS]
iClk%in%wire%NO%NOCLK%
iRst%in%wire%NO%NOCLK%
iTxEn%in%wire%NO%NOCLK%
oTxFull%out%wire%NO%NOCLK%
iTxData%in%[7:0]wire%NO%NOCLK%
iRxEn%in%wire%NO%NOCLK%
oRxEmpty%out%wire%NO%NOCLK%
oRxData%out%[7:0]wire%NO%NOCLK%
ioFifoData%inout%[7:0]wire%NO%NOCLK%
iRxF_n%in%wire%NO%NOCLK%
iTxE_n%in%wire%NO%NOCLK%
oRx_n%out%wire%NO%NOCLK%
oTx_n%out%wire%NO%NOCLK%
oSiwu%out%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v

