{
    "DESIGN_NAME": "memory_generator_sky130",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "FP_PDN_CORE_RING": true,
    "PL_RANDOM_INITIAL_PLACEMENT": 0,
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": "dir::V_BB/sky130_sram_1kbyte_1rw1r_32x256_8.v",
    "EXTRA_LEFS": "dir::LEF/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
    "EXTRA_GDS_FILES": "dir::GDS/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
    "EXTRA_LIBS": "dir::LIB/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1218 535",
    "PL_TARGET_DENSITY": 0.05,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_MACRO_HOOKS": "SERIAL_MEMORY.*sky130_sram_1kbyte_1rw1r_32x256_8_i vccd1 vssd1 vccd1 vssd1",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "FP_PDN_HPITCH": 350,
    "FP_PDN_VPITCH": 100,
    "FP_PDN_VSPACING": 5,
    "FP_PDN_HOFFSET": 10,
    "FP_PDN_VOFFSET": 13,
    "GRT_ADJUSTMENT": 0.1,
    "ROUTING_CORES": 1
}