Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:31:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 5.302ns (53.466%)  route 4.614ns (46.534%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.837 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.837    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.067 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[1]
                         net (fo=1, routed)           1.450     7.517    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     9.916 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.916    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 5.271ns (53.820%)  route 4.523ns (46.180%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.837 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.837    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CO[2]
                         net (fo=1, routed)           1.359     7.369    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.425     9.794 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.794    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 5.232ns (53.494%)  route 4.549ns (46.506%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.837 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.837    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.996 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[0]
                         net (fo=1, routed)           1.385     7.381    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.781 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.781    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 5.256ns (53.788%)  route 4.516ns (46.212%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.837 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.837    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.018 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[2]
                         net (fo=1, routed)           1.352     7.370    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     9.771 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.771    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 5.189ns (53.201%)  route 4.564ns (46.799%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.929 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[2]
                         net (fo=1, routed)           1.400     7.329    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     9.753 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.753    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 5.225ns (53.655%)  route 4.513ns (46.345%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.982 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[3]
                         net (fo=1, routed)           1.349     7.331    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.738 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.738    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 5.207ns (54.213%)  route 4.398ns (45.787%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.978 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[1]
                         net (fo=1, routed)           1.234     7.212    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393     9.605 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.605    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 5.142ns (53.850%)  route 4.406ns (46.150%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.217     5.447 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.447    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.748 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.748    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.907 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[0]
                         net (fo=1, routed)           1.242     7.149    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399     9.548 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.548    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.985ns (52.712%)  route 4.472ns (47.288%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.642 r  compressor/comp/gpc79/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.230    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[2]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene6/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.223     5.453 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene6/O
                         net (fo=1, routed)           0.000     5.453    compressor/ra/ra/rowadder_0/cascade_fa_15/gene[6]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/DI[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.744 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/O[3]
                         net (fo=1, routed)           1.308     7.052    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405     9.457 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.457    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 5.021ns (54.258%)  route 4.233ns (45.742%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[10]/Q
                         net (fo=5, routed)           1.049     1.390    compressor/comp/gpc2/lut6_2_inst0/I0
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.097     1.487 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X6Y57                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.790 r  compressor/comp/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.816     2.606    compressor/comp/gpc46/dst[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/lut5_prop1/I2
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.216     2.822 r  compressor/comp/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.822    compressor/comp/gpc46/lut5_prop1_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc46/carry4_inst0/S[1]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.303 r  compressor/comp/gpc46/carry4_inst0/O[3]
                         net (fo=2, routed)           0.711     4.014    compressor/comp/gpc79/src0[1]
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/lut2_prop0/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.236 r  compressor/comp/gpc79/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.236    compressor/comp/gpc79/lut2_prop0_n_0
    SLICE_X2Y60                                                       r  compressor/comp/gpc79/carry4_inst0/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.539 r  compressor/comp/gpc79/carry4_inst0/O[1]
                         net (fo=2, routed)           0.456     4.995    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene8_0[1]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop5/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.216     5.211 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.211    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[5]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.643 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/O[2]
                         net (fo=1, routed)           1.201     6.844    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.410     9.254 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.254    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.837%)  route 0.061ns (32.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.061     0.189    src9[9]
    SLICE_X3Y65          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.668%)  route 0.067ns (34.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[9]/Q
                         net (fo=3, routed)           0.067     0.195    src4[9]
    SLICE_X4Y60          FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.172%)  route 0.068ns (34.828%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=5, routed)           0.068     0.196    src11[9]
    SLICE_X4Y64          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.683%)  route 0.070ns (35.317%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.070     0.198    src2[9]
    SLICE_X0Y57          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.739%)  route 0.073ns (36.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[9]/Q
                         net (fo=7, routed)           0.073     0.201    src10[9]
    SLICE_X3Y62          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  src9_reg[5]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[5]/Q
                         net (fo=2, routed)           0.099     0.227    src9[5]
    SLICE_X3Y65          FDRE                                         r  src9_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src0_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src0[7]
    SLICE_X1Y56          FDRE                                         r  src0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src2[5]
    SLICE_X0Y56          FDRE                                         r  src2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src8[1]
    SLICE_X5Y64          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src0[1]
    SLICE_X1Y56          FDRE                                         r  src0_reg[2]/D
  -------------------------------------------------------------------    -------------------





