Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TYPE_LEARNER_SCH.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TYPE_LEARNER_SCH.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TYPE_LEARNER_SCH"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TYPE_LEARNER_SCH
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd" in Library work.
Entity <fsm_string> compiled.
Entity <fsm_string> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/PS2_RX.vhd" in Library work.
Architecture behavioral of Entity ps2_rx is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/TYPE_LEARNER_SCH.vhf" in Library work.
Architecture behavioral of Entity type_learner_sch is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TYPE_LEARNER_SCH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_String> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PS2_RX> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TYPE_LEARNER_SCH> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/TYPE_LEARNER_SCH.vhf" line 108: Unconnected output port 'LCD_DnI' of component 'FSM_String'.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/TYPE_LEARNER_SCH.vhf" line 119: Instantiating black box module <VGAtxt48x20>.
Entity <TYPE_LEARNER_SCH> analyzed. Unit <TYPE_LEARNER_SCH> generated.

Analyzing Entity <FSM_String> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd" line 92: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd" line 102: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd" line 102: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd" line 125: Index value(s) does not match array range, simulation mismatch.
Entity <FSM_String> analyzed. Unit <FSM_String> generated.

Analyzing Entity <PS2_RX> in library <work> (Architecture <behavioral>).
Entity <PS2_RX> analyzed. Unit <PS2_RX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM_String>.
    Related source file is "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/FSM_String.vhd".
WARNING:Xst:647 - Input <PS2_DoRdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <romStr> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <LCD_DI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12x8-bit ROM for signal <$varindex0000> created at line 102.
    Found 4-bit up counter for signal <cntIdx>.
    Found 8-bit comparator equal for signal <State$cmp_eq0000> created at line 102.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <FSM_String> synthesized.


Synthesizing Unit <PS2_RX>.
    Related source file is "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/PS2_RX.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <allow_new_data_bit>.
    Found 4-bit up counter for signal <mod11_counter>.
    Found 11-bit register for signal <shift_register_data>.
    Found 1-bit xor8 for signal <validate_parity$xor0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <PS2_RX> synthesized.


Synthesizing Unit <TYPE_LEARNER_SCH>.
    Related source file is "C:/Users/lab/Desktop/learner-v2/learner/learner/learner/TYPE_LEARNER_SCH.vhf".
WARNING:Xst:653 - Signal <XLXI_2_ScrollEn_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_ScrollClear_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_Goto00_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <TYPE_LEARNER_SCH> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 12x8-bit ROM                                          : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 13
 1-bit register                                        : 13
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_8/state/FSM> on signal <state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 check_valid | 01
 ps2_word_ok | 10
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/State/FSM> on signal <State[1:8]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 sreset     | 00000001
 sbusywait  | 00000010
 swe        | 00000100
 sloop      | 00001000
 sline      | 00010000
 swe2       | 00100000
 sprint     | 10000000
 sbusywait2 | 01000000
------------------------
Reading core <VGAtxt48x20.ngc>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_2>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 12x8-bit ROM                                          : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TYPE_LEARNER_SCH> ...

Optimizing unit <PS2_RX> ...
WARNING:Xst:2677 - Node <XLXI_8/mod11_counter_3> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/mod11_counter_2> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/mod11_counter_1> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/mod11_counter_0> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/state_FSM_FFd2> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/state_FSM_FFd1> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.
WARNING:Xst:2677 - Node <XLXI_8/shift_register_data_0> of sequential type is unconnected in block <TYPE_LEARNER_SCH>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TYPE_LEARNER_SCH, actual ratio is 3.

Final Macro Processing ...

Processing Unit <TYPE_LEARNER_SCH> :
	Found 3-bit shift register for signal <XLXI_8/shift_register_data_8>.
Unit <TYPE_LEARNER_SCH> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TYPE_LEARNER_SCH.ngr
Top Level Output File Name         : TYPE_LEARNER_SCH
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 424
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      BUF                         : 3
#      GND                         : 2
#      INV                         : 10
#      LUT1                        : 43
#      LUT2                        : 44
#      LUT2_L                      : 4
#      LUT3                        : 31
#      LUT3_L                      : 3
#      LUT4                        : 115
#      LUT4_D                      : 5
#      LUT4_L                      : 9
#      MUXCY                       : 53
#      MUXF5                       : 26
#      MUXF5_L                     : 2
#      MUXF6                       : 6
#      OR2                         : 5
#      VCC                         : 2
#      XOR2                        : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 127
#      FD                          : 37
#      FDE                         : 21
#      FDR                         : 19
#      FDRE                        : 39
#      FDRS                        : 2
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 7
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 4
#      SRL16                       : 3
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      152  out of   4656     3%  
 Number of Slice Flip Flops:            127  out of   9312     1%  
 Number of 4 input LUTs:                268  out of   9312     2%  
    Number used as logic:               264
    Number used as Shift registers:       4
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)   | Load  |
---------------------------------------------+-------------------------+-------+
Clk_50MHz                                    | BUFGP                   | 126   |
XLXI_1/LCD_DI_or0000(XLXI_1/LCD_DI_or00001:O)| NONE(*)(XLXI_1/LCD_DI_6)| 7     |
---------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.574ns (Maximum Frequency: 104.450MHz)
   Minimum input arrival time before clock: 2.886ns
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 3015 / 282
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_147/Mrom_DO_rom0000 (RAM)
  Destination:       XLXI_2/XLXI_115/XLXI_155/PixOut (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_2/XLXI_147/Mrom_DO_rom0000 to XLXI_2/XLXI_115/XLXI_155/PixOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO6    1   2.800   0.420  XLXI_147/Mrom_DO_rom0000 (XLXN_899<6>)
     begin scope: 'XLXI_115/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_115/XLXI_1'
     XOR2:I0->O            1   0.704   0.420  XLXI_115/XLXI_141 (XLXI_115/XLXN_727)
     AND2:I1->O            1   0.704   0.424  XLXI_115/XLXI_154 (XLXI_115/XLXN_762)
     LUT4:I3->O            1   0.704   0.000  XLXI_115/XLXI_155/iPixOut103 (XLXI_115/XLXI_155/iPixOut)
     FD:D                      0.308          XLXI_115/XLXI_155/PixOut
    ----------------------------------------
    Total                      9.574ns (7.470ns logic, 2.104ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.886ns (Levels of Logic = 1)
  Source:            BTN_SOUTH (PAD)
  Destination:       XLXI_1/State_FSM_FFd5 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: BTN_SOUTH to XLXI_1/State_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     FDR:R                     0.911          XLXI_1/State_FSM_FFd1
    ----------------------------------------
    Total                      2.886ns (2.129ns logic, 0.757ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_2/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_2'
     BUF:I->O              1   0.704   0.420  XLXI_5 (VGA_R_OBUF)
     OBUF:I->O                 3.272          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.60 secs
 
--> 

Total memory usage is 219816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    1 (   0 filtered)

