
*** Running vivado
    with args -log CPU10Bits_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU10Bits_Test.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU10Bits_Test.tcl -notrace
Command: synth_design -top CPU10Bits_Test -part xc7k160tifbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29029 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:129]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:166]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:188]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:207]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_37bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:226]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_13bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:245]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:129]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:166]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:188]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:207]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_37bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:226]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_13bit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:245]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnitTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_write_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_to_reg_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_read1_addr_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_addr_control_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source1_control_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source2_control_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pc_control_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_op_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_mux [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnitTest [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:28]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnit [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.613 ; gain = 83.277 ; free physical = 6181 ; free virtual = 31351
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU10Bits_Test' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:28]
INFO: [Synth 8-638] synthesizing module 'CPU10Bits_Pipelined' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:50]
INFO: [Synth 8-638] synthesizing module 'Fetch_Decode_Stage' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:134]
INFO: [Synth 8-638] synthesizing module 'FetchUnit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (1#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'Register_10bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:188]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit' (2#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:188]
INFO: [Synth 8-638] synthesizing module 'FullAdder_10Bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1Bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1Bit' (3#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_10Bit' (4#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-226] default block is never used [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:106]
INFO: [Synth 8-256] done synthesizing module 'FetchUnit' (5#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'reg_write_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-256] done synthesizing module 'reg_write_mux' (6#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-638] synthesizing module 'ALU_op_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-256] done synthesizing module 'ALU_op_mux' (7#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-638] synthesizing module 'pc_control_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-256] done synthesizing module 'pc_control_mux' (8#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-638] synthesizing module 'reg_write_addr_control_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-256] done synthesizing module 'reg_write_addr_control_mux' (9#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-638] synthesizing module 'reg_read1_addr_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-256] done synthesizing module 'reg_read1_addr_mux' (10#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_control_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_control_mux' (11#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_control_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_control_mux' (12#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-638] synthesizing module 'mem_write_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-256] done synthesizing module 'mem_write_mux' (13#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-638] synthesizing module 'mem_to_reg_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'mem_to_reg_mux' (14#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (15#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'Register_10bit_StackPointer' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:207]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit_StackPointer' (16#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:207]
INFO: [Synth 8-638] synthesizing module 'reg_decode' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:166]
INFO: [Synth 8-256] done synthesizing module 'reg_decode' (17#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:166]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (18#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:354]
INFO: [Synth 8-226] default block is never used [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:361]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_mux' (19#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:354]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:374]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_mux' (20#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:374]
INFO: [Synth 8-256] done synthesizing module 'Fetch_Decode_Stage' (21#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:134]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_37bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:226]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_37bit' (22#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:226]
WARNING: [Synth 8-689] width (38) of port connection 'Din' does not match port width (37) of module 'Register_Pipeline_37bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:95]
WARNING: [Synth 8-689] width (38) of port connection 'Dout' does not match port width (37) of module 'Register_Pipeline_37bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:95]
INFO: [Synth 8-638] synthesizing module 'Execute_Memory_Stage' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:226]
INFO: [Synth 8-638] synthesizing module 'ALU' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'Comparator' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (23#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-638] synthesizing module 'Shifter' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (24#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-638] synthesizing module 'Complementor' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'Complementor' (25#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-638] synthesizing module 'ALU_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-226] default block is never used [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:136]
INFO: [Synth 8-256] done synthesizing module 'ALU_mux' (26#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-256] done synthesizing module 'ALU' (27#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:134]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (28#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:134]
INFO: [Synth 8-638] synthesizing module 'write_data_mux' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:395]
INFO: [Synth 8-226] default block is never used [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:402]
INFO: [Synth 8-256] done synthesizing module 'write_data_mux' (29#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:395]
INFO: [Synth 8-256] done synthesizing module 'Execute_Memory_Stage' (30#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:226]
WARNING: [Synth 8-689] width (38) of port connection 'pipe_reg_data' does not match port width (37) of module 'Execute_Memory_Stage' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:97]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_13bit' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:245]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_13bit' (31#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:245]
INFO: [Synth 8-638] synthesizing module 'Write_Back_Stage' [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:278]
INFO: [Synth 8-256] done synthesizing module 'Write_Back_Stage' (32#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:278]
INFO: [Synth 8-256] done synthesizing module 'CPU10Bits_Pipelined' (33#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:50]
WARNING: [Synth 8-85] always block has no event control specified [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:38]
INFO: [Synth 8-256] done synthesizing module 'CPU10Bits_Test' (34#1) [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:28]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[4]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.863 ; gain = 111.527 ; free physical = 6199 ; free virtual = 31369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.863 ; gain = 111.527 ; free physical = 6200 ; free virtual = 31370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tifbg484-2L
INFO: [Device 21-403] Loading part xc7k160tifbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.867 ; gain = 119.531 ; free physical = 6198 ; free virtual = 31368
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_to_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.883 ; gain = 135.547 ; free physical = 6189 ; free virtual = 31358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 140   
+---Registers : 
	               37 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_10bit 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FullAdder_1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FetchUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module reg_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module ALU_op_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pc_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module reg_write_addr_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module reg_read1_addr_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ALU_source1_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ALU_source2_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
Module mem_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_to_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Register_10bit_StackPointer 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module ALU_source1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module ALU_source2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_37bit 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ALU_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module write_data_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_13bit 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read1_data_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/read2_data_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[7]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[6]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[5]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[4]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[3]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[2]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[1]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/write_en_reg_reg[0]__0) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[36]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[35]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[34]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[33]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[32]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[31]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[30]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[29]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[28]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[27]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[26]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[25]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[24]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[23]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[22]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[21]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[20]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[19]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[18]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[17]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[16]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[15]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[14]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[13]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[12]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[11]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[10]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe1/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[12]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[11]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[10]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/reg_pipe2/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[6]) is unused and will be removed from module CPU10Bits_Test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6027 ; free virtual = 31197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 64x10         | LUT            | 
|CPU10Bits_Test    | p_0_out    | 64x10         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 49 critical warnings and 192 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.844 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.852 ; gain = 276.508 ; free physical = 6026 ; free virtual = 31196
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 106 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1514.844 ; gain = 353.883 ; free physical = 5994 ; free virtual = 31164
INFO: [Common 17-1381] The checkpoint '/archive/ECE3570Lab2/ECE3570Lab2.runs/synth_1/CPU10Bits_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU10Bits_Test_utilization_synth.rpt -pb CPU10Bits_Test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1538.855 ; gain = 0.000 ; free physical = 5996 ; free virtual = 31166
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 01:33:32 2018...
