

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 22:18:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    124|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       5|     10|
|Multiplexer      |        -|      -|       -|    650|
|Register         |        -|      -|    4218|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    4223|    784|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       3|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+------+-----+------+-------------+
    |c_U    |fir_c  |        0|  5|  10|   128|    5|     1|          640|
    +-------+-------+---------+---+----+------+-----+------+-------------+
    |Total  |       |        0|  5|  10|   128|    5|     1|          640|
    +-------+-------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_2373_p2   |     *    |      3|  0|  20|           5|          32|
    |i_1_fu_2364_p2     |     +    |      0|  0|  15|           8|           2|
    |sum_1_fu_2379_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_906_p2    |     +    |      0|  0|  15|           2|           7|
    |ap_condition_857   |    and   |      0|  0|   8|           1|           1|
    |tmp_1_fu_892_p2    |   icmp   |      0|  0|  11|           8|           1|
    |ap_condition_1245  |    or    |      0|  0|   8|           1|           1|
    |tmp_2_t_fu_912_p2  |    xor   |      0|  0|   8|           1|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0| 124|          58|          78|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |   33|          6|    1|          6|
    |ap_phi_mux_xij_phi_fu_610_p256  |  581|        129|   32|       4128|
    |i_reg_583                       |    9|          2|    8|         16|
    |regMem_0_0                      |    9|          2|   32|         64|
    |sum_reg_594                     |    9|          2|   32|         64|
    |xij1_reg_869                    |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  650|        143|  137|       4342|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   5|   0|    5|          0|
    |c_load_reg_2415  |   5|   0|    5|          0|
    |i_1_reg_2410     |   8|   0|    8|          0|
    |i_reg_583        |   8|   0|    8|          0|
    |regMem_0_0       |  32|   0|   32|          0|
    |regMem_0_1       |  32|   0|   32|          0|
    |regMem_10_0      |  32|   0|   32|          0|
    |regMem_10_1      |  32|   0|   32|          0|
    |regMem_11_0      |  32|   0|   32|          0|
    |regMem_11_1      |  32|   0|   32|          0|
    |regMem_12_0      |  32|   0|   32|          0|
    |regMem_12_1      |  32|   0|   32|          0|
    |regMem_13_0      |  32|   0|   32|          0|
    |regMem_13_1      |  32|   0|   32|          0|
    |regMem_14_0      |  32|   0|   32|          0|
    |regMem_14_1      |  32|   0|   32|          0|
    |regMem_15_0      |  32|   0|   32|          0|
    |regMem_15_1      |  32|   0|   32|          0|
    |regMem_16_0      |  32|   0|   32|          0|
    |regMem_16_1      |  32|   0|   32|          0|
    |regMem_17_0      |  32|   0|   32|          0|
    |regMem_17_1      |  32|   0|   32|          0|
    |regMem_18_0      |  32|   0|   32|          0|
    |regMem_18_1      |  32|   0|   32|          0|
    |regMem_19_0      |  32|   0|   32|          0|
    |regMem_19_1      |  32|   0|   32|          0|
    |regMem_1_0       |  32|   0|   32|          0|
    |regMem_1_1       |  32|   0|   32|          0|
    |regMem_20_0      |  32|   0|   32|          0|
    |regMem_20_1      |  32|   0|   32|          0|
    |regMem_21_0      |  32|   0|   32|          0|
    |regMem_21_1      |  32|   0|   32|          0|
    |regMem_22_0      |  32|   0|   32|          0|
    |regMem_22_1      |  32|   0|   32|          0|
    |regMem_23_0      |  32|   0|   32|          0|
    |regMem_23_1      |  32|   0|   32|          0|
    |regMem_24_0      |  32|   0|   32|          0|
    |regMem_24_1      |  32|   0|   32|          0|
    |regMem_25_0      |  32|   0|   32|          0|
    |regMem_25_1      |  32|   0|   32|          0|
    |regMem_26_0      |  32|   0|   32|          0|
    |regMem_26_1      |  32|   0|   32|          0|
    |regMem_27_0      |  32|   0|   32|          0|
    |regMem_27_1      |  32|   0|   32|          0|
    |regMem_28_0      |  32|   0|   32|          0|
    |regMem_28_1      |  32|   0|   32|          0|
    |regMem_29_0      |  32|   0|   32|          0|
    |regMem_29_1      |  32|   0|   32|          0|
    |regMem_2_0       |  32|   0|   32|          0|
    |regMem_2_1       |  32|   0|   32|          0|
    |regMem_30_0      |  32|   0|   32|          0|
    |regMem_30_1      |  32|   0|   32|          0|
    |regMem_31_0      |  32|   0|   32|          0|
    |regMem_31_1      |  32|   0|   32|          0|
    |regMem_32_0      |  32|   0|   32|          0|
    |regMem_32_1      |  32|   0|   32|          0|
    |regMem_33_0      |  32|   0|   32|          0|
    |regMem_33_1      |  32|   0|   32|          0|
    |regMem_34_0      |  32|   0|   32|          0|
    |regMem_34_1      |  32|   0|   32|          0|
    |regMem_35_0      |  32|   0|   32|          0|
    |regMem_35_1      |  32|   0|   32|          0|
    |regMem_36_0      |  32|   0|   32|          0|
    |regMem_36_1      |  32|   0|   32|          0|
    |regMem_37_0      |  32|   0|   32|          0|
    |regMem_37_1      |  32|   0|   32|          0|
    |regMem_38_0      |  32|   0|   32|          0|
    |regMem_38_1      |  32|   0|   32|          0|
    |regMem_39_0      |  32|   0|   32|          0|
    |regMem_39_1      |  32|   0|   32|          0|
    |regMem_3_0       |  32|   0|   32|          0|
    |regMem_3_1       |  32|   0|   32|          0|
    |regMem_40_0      |  32|   0|   32|          0|
    |regMem_40_1      |  32|   0|   32|          0|
    |regMem_41_0      |  32|   0|   32|          0|
    |regMem_41_1      |  32|   0|   32|          0|
    |regMem_42_0      |  32|   0|   32|          0|
    |regMem_42_1      |  32|   0|   32|          0|
    |regMem_43_0      |  32|   0|   32|          0|
    |regMem_43_1      |  32|   0|   32|          0|
    |regMem_44_0      |  32|   0|   32|          0|
    |regMem_44_1      |  32|   0|   32|          0|
    |regMem_45_0      |  32|   0|   32|          0|
    |regMem_45_1      |  32|   0|   32|          0|
    |regMem_46_0      |  32|   0|   32|          0|
    |regMem_46_1      |  32|   0|   32|          0|
    |regMem_47_0      |  32|   0|   32|          0|
    |regMem_47_1      |  32|   0|   32|          0|
    |regMem_48_0      |  32|   0|   32|          0|
    |regMem_48_1      |  32|   0|   32|          0|
    |regMem_49_0      |  32|   0|   32|          0|
    |regMem_49_1      |  32|   0|   32|          0|
    |regMem_4_0       |  32|   0|   32|          0|
    |regMem_4_1       |  32|   0|   32|          0|
    |regMem_50_0      |  32|   0|   32|          0|
    |regMem_50_1      |  32|   0|   32|          0|
    |regMem_51_0      |  32|   0|   32|          0|
    |regMem_51_1      |  32|   0|   32|          0|
    |regMem_52_0      |  32|   0|   32|          0|
    |regMem_52_1      |  32|   0|   32|          0|
    |regMem_53_0      |  32|   0|   32|          0|
    |regMem_53_1      |  32|   0|   32|          0|
    |regMem_54_0      |  32|   0|   32|          0|
    |regMem_54_1      |  32|   0|   32|          0|
    |regMem_55_0      |  32|   0|   32|          0|
    |regMem_55_1      |  32|   0|   32|          0|
    |regMem_56_0      |  32|   0|   32|          0|
    |regMem_56_1      |  32|   0|   32|          0|
    |regMem_57_0      |  32|   0|   32|          0|
    |regMem_57_1      |  32|   0|   32|          0|
    |regMem_58_0      |  32|   0|   32|          0|
    |regMem_58_1      |  32|   0|   32|          0|
    |regMem_59_0      |  32|   0|   32|          0|
    |regMem_59_1      |  32|   0|   32|          0|
    |regMem_5_0       |  32|   0|   32|          0|
    |regMem_5_1       |  32|   0|   32|          0|
    |regMem_60_0      |  32|   0|   32|          0|
    |regMem_60_1      |  32|   0|   32|          0|
    |regMem_61_0      |  32|   0|   32|          0|
    |regMem_61_1      |  32|   0|   32|          0|
    |regMem_62_0      |  32|   0|   32|          0|
    |regMem_62_1      |  32|   0|   32|          0|
    |regMem_63_0      |  32|   0|   32|          0|
    |regMem_63_1      |  32|   0|   32|          0|
    |regMem_6_0       |  32|   0|   32|          0|
    |regMem_6_1       |  32|   0|   32|          0|
    |regMem_7_0       |  32|   0|   32|          0|
    |regMem_7_1       |  32|   0|   32|          0|
    |regMem_8_0       |  32|   0|   32|          0|
    |regMem_8_1       |  32|   0|   32|          0|
    |regMem_9_0       |  32|   0|   32|          0|
    |regMem_9_1       |  32|   0|   32|          0|
    |sum_reg_594      |  32|   0|   32|          0|
    |tmp_6_reg_2420   |  32|   0|   32|          0|
    |xij1_reg_869     |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |4218|   0| 4218|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

